Acer AO722 Service Guide - Page 113

BDS & Specific action

Page 113 highlights

Code 0x27 0x28 0x29 0x30 0x31 0x32 0x33 0x34 0x35 0xAF Component Enable DRAM Channel I/O Buffers Enable all clocks on populated rows Perform JEDEC memory initialization for all memory rows Perform steps required after memory init Program DRAM throttling and throttling event registers Setup DRAM control register for normal operation and enable Enable RCOMP Clear DRAM initialization bit in the SB Initialization Sequence Completed, program graphic clocks Disable access to the XMM registers BDS & Specific action: Code 0x00 0x12 0x13 0x21 0x27 0x28 0x50 0x51 0x58 0x5A 0x70 0x71 0x72 0x78 0x79 0x7A 0x90 0x91 0x92 0x93 0x94 0x95 0x98 0x99 0x9A 0x9B 0xB8 0xB9 0xBB 0xE4 Component Report the legacy boot is happening Wake up the APs Initialize SMM Private Data and relocate BSP SMBASE PC init begin at the stage1 Report every memory range do the hard ware ECC init Report status code of every memory range Get the root bridge handle Notify pci bus driver starts to program the resource Reset the host controller IdeBus begin initialization Simple Text Output Protocol Functions (VGA class reset) Report that VGA Class driver is being disabled Report that VGA Class driver is being enabled Terminal Console In reset and Console Out reset Report that the remote terminal is being disabled Report that the remote terminal is being enabled Keyboard reset USB Keyboard disable Keyboard detection Report that the usb keyboard is being enabled Clear the keyboard buffer Init Keyboard Mouse reset Mouse disable Detect PS2 mouse Report that the mouse is being enabled Peripheral removable media reset (ex: Is a Floppy, USB device) Peripheral removable media disable Peripheral removable media enable Report Status Code here for DXE_ENTRY_POINT once it is available Chapter 4 103

We apologize, but we cannot currently deliver this PDF manual by request of the manufacturer.

We apologize for any inconveniece.