Acer X1200 ED5200A Aspire X1200 / X3200 Service Guide - Page 70

POST Code (Hex) 12h 13h 14h 15h 16h 17h 18h 19h 1Ah 1Bh 1Ch 1Dh 1Eh 1Fh 20h 21h 22h 23h 24h 25h 26h 27h 28h 29h 2Ah 2Bh 2Ch POST Routine Description Use walking 1's algorithm to check out interface in CMOS circuitry. Also set realtime clock power status, and then check for override. Reserved Program chipset default values into chipset. Chipset default values are MODBINable by OEM customers. Reserved Initial onboard clock generator if Early_Init_Onboard_Generator is defined. See also POST 26h. Reserved Detect CPU information including brand, SMI type (Cyrix or Intel) and CPU level (586 or 686). Reserved Reserved Initial interrupts vector table. If no special specified, all H/W interrupts are directed to SPURIOUS_INT_HDLR & S/W interrupts to SPURIOUS_soft_HDLR. Reserved Initial EARLY_PM_INIT switch. Reserved Load keyboard matrix (notebook platform) Reserved HPM initialization (notebook platform) Reserved 1 Check validity of RTC value: e.g. a value of 5Ah is an invalid value for RTC minute. 2 Load CMOS settings into BIOS stack. If CMOS checksum fails, use default value instead. Prepare BIOS resource map for PCI & PnP use. If ESCD is valid, take into consideration of the ESCD's legacy information. Early PCI Initialization: T Enumerate PCI bus number T Assign memory & I/O resource T Search for a valid VGA device & VGA BIOS, and put it into C000:0 1 If Early_Init_Onboard_Generator is not defined Onboard clock generator initialization. Disable respective clock resource to empty PCI & DIMM slots. 2 Init onboard PWM 3 Init onboard H/W monitor devices Initialize INT 09 buffer Reserved 1 Program CPU internal MTRR (P6 & PII) for 0-640K memory address. 2 Initialize the APIC for Pentium class CPU. 3 Program early chipset according to CMOS setup. Example: onboard IDE controller. Measure CPU speed. Reserved Invoke Video BIOS Reserved 62 Chapter 4