Acer Aspire T320 Aspire T320 Service Guide - Page 67

Program write allocation for AMD K5 CPU., Initialize the APIC for P6 class CPU.

Page 67 highlights

Checkpoint 2Eh 2Fh 30h 31h 32h 33h 34h 35h 36h 37h 38h 39h 3Ah 3Bh 3Ch 3Dh 3Eh 3Fh 40h 41h 42h 43h 44h 45h 46h 47h 48h 49h 4Ah 4Bh 4Ch 4Dh 4Eh 4Fh 50h 51h 52h Chapter 4 Description Reserved Rederved Reserved Reserved Reserved Reset keyboard if Early_Reset_KB is defined e.g. Winbond 977 series Super I/O chips. See also POST 63h Reserved Test DMA Channel 0 Reserved Test DMA Channel 1 Reserved Test DMA page registers Reserved Reserved Test 8254 Reserved Test 8259 interrupt mask bits for channel 1 Reserved Test 8259 interrupt mask bits for channel 2 Reserved Reserved Test 8259 functionality Reserved Reserved Reserved Initialize EISA slot Reserved 1. Calculate total memory by testing the last double word of each 64K page. 2. Program write allocation for AMD K5 CPU. Reserved Reserved Reserved Reserved 1. Program MTRR of M1 CPU 2. Initialize L2 cache for P6 class CPU & program CPU with proper cacheable range. 3. Initialize the APIC for P6 class CPU. 4. On MP platform, adjust the cacheable range to smaller one in case the cacheable ranges between each CPU are not identical. Reserved Initialize USB Keyboard & Mouse Reserved Test all memory (clear all extended memory to 0) 60

We apologize, but we cannot currently deliver this PDF manual by request of the manufacturer.

We apologize for any inconveniece.