Casio PCRT275 Owners Manual - Page 13

Block Diagram

Page 13 highlights

5-1-2. Block Diagram INTP2/NMI INTP0, INTP1, INTP3-INTP6 TI00 TI01 TO0 TI1 TO1 TI2 TO2 TI5/TO5 TI6/TO6 TI7/TO7 TI8/TO8 PROGRAMMABLE INTERRUPT CONTROLLER TIMER/COUNTER (16 BITS) TIMER/COUNTER1 (8 BITS) TIMER/COUNTER2 (8 BITS) TIMER/COUNTER5 (8 BITS) TIMER/COUNTER6 (8 BITS) TIMER/COUNTER7 (8 BITS) TIMER/COUNTER8 (8 BITS) WATCH TIMER RTP0-RTP7 NMI/INTP2 ANO0 ANO1 AVREF1 AVSS ANI0-ANI7 AVREF0 AVDD AVSS P03 PCL BUZ WATCHDOG TIMER REAL-TIME OUTPUT PORT D/A CONVERTER A/D CONVERTER CLOCK OUTPUT CONTROL BUZZER OUTPUT 78K/IV CPU CORE ROM RAM UART/IOE1 BAUD-RATE GENERATOR UART/IOE2 BAUD-RATE GENERATOR CLOCKED SERIAL INTERFACE BUS I/F PORT0 PORT1 PORT2 PORT3 PORT4 PORT5 PORT6 PORT7 PORT8 PORT9 PORT10 PORT12 PORT13 SYSTEM CONTROL RxD1/SI1 TxD1/SO1 ASCK1/SCK1 RxD2/SI2 TxD2/SO2 ASCK2/SCK2 SI0 SO0 SCK0 AD0-AD7 A0-A7 A8-A15 A16-A19 RD WR WAIT ASTB P00-P06 P10-P17 P20-P27 P30-P37 P40-P47 P50-P57 P60-P67 P70-P72 P80-P87 P90-P95 P100-P103 P120-P127 P130,P131 RESET X1 X2 XT1 XT2 VDD VSS - 11 -

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47

— 11 —
INTP2/NMI
INTP0, INTP1,
INTP3-INTP6
PROGRAMMABLE
INTERRUPT
CONTROLLER
REAL-TIME
OUTPUT PORT
TIMER/COUNTER7
TIMER/COUNTER6
TIMER/COUNTER5
TIMER/COUNTER2
TIMER/COUNTER1
(8 BITS)
(8 BITS)
(8 BITS)
(8 BITS)
(8 BITS)
(8 BITS)
TIMER/COUNTER
(16 BITS)
WATCH TIMER
TIMER/COUNTER8
WATCHDOG TIMER
TI00
TI01
TO0
TI1
TO1
TI2
TO2
TI5/TO5
TI6/TO6
TI7/TO7
TI8/TO8
RTP0-RTP7
CLOCK OUTPUT
CONTROL
A/D
CONVERTER
AV
DD
AV
SS
P03
NMI/INTP2
PCL
BUZ
AV
REF0
ANI0-ANI7
D/A
CONVERTER
ANO0
AV
SS
AV
REF1
ANO1
78K/IV
CPU CORE
ROM
RAM
BAUD-RATE
GENERATOR
RxD1/SI1
TxD1/SO1
ASCK1/SCK1
RxD2/SI2
TxD2/SO2
ASCK2/SCK2
SI0
SO0
SCK0
BUS I/F
UART/IOE1
RD
ASTB
WR
WAIT
A0-A7
AD0-AD7
A8-A15
A16-A19
PORT1
P10-P17
PORT0
P00-P06
PORT2
P20-P27
PORT3
P30-P37
PORT4
P40-P47
PORT5
P50-P57
PORT6
P60-P67
PORT7
P70-P72
PORT8
P80-P87
PORT9
P90-P95
PORT10
P100-P103
PORT12
P120-P127
PORT13
P130,P131
BUZZER OUTPUT
SYSTEM CONTROL
RESET
XT2
X1
XT1
X2
V
SS
V
DD
CLOCKED
SERIAL
INTERFACE
BAUD-RATE
GENERATOR
UART/IOE2
5-1-2. Block Diagram