Intel 925 Data Sheet - Page 221

Testability, Complimentary Pins

Get Intel 925 - Pentium D 925 3.0GHz 800MHz 4MB-Cache Socket 775 CPU PDF manuals and user guides
UPC - 683728067724
View all Intel 925 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 221 highlights

Testability R 13 Testability In the 82925X/82925XE MCH, testability for Automated Test Equipment (ATE) board level testing has been implemented as an XOR chain. An XOR-tree is a chain of XOR gates each with one input pin connected to it. 13.1 Complimentary Pins Table 13-1 contains pins which must remain complimentary while performing XOR testing. The first and third columns contain the pin and its compliment. The second and fourth columns specify which chain the associated pins are on. Note: In non ECC systems, SDQS_A8, SDQS_A8#, SDQS_B8 and SDQS_B8# do not need to be driven. Table 13-1. Complimentary Pins to Drive Complimentary Pin SDQS_A0 SDQS_A1 SDQS_A2 SDQS_A3 SDQS_A4 SDQS_A5 SDQS_A6 SDQS_A7 SDQS_A8 (82925X) RSV (82925XE) SDQS_B0 SDQS_B1 SDQS_B2 SDQS_B3 SDQS_B4 SDQS_B5 SDQS_B6 SDQS_B7 SDQS_B8 (82925X) RSV (82925XE) XOR Chain SM XOR 6 SM XOR 6 SM XOR 6 SM XOR 4 SM XOR 4 SM XOR 2 SM XOR 2 SM XOR 2 SM XOR 2 SM XOR 7 SM XOR 7 SM XOR 7 SM XOR 7 SM XOR 7 SM XOR 3 SM XOR 3 SM XOR 3 SM XOR 7 Complimentary Pin SDQS_A0# SDQS_A1# SDQS_A2# SDQS_A3# SDQS_A4# SDQS_A5# SDQS_A6# SDQS_A7# SDQS_A8# (82925X) RSV (82925XE) SDQS_B0# SDQS_B1# SDQS_B2# SDQS_B3# SDQS_B4# SDQS_B5# SDQS_B6# SDQS_B7# SDQS_B8# (82925X) RSV (82925XE) XOR Chain SM XOR 4 SM XOR 4 SM XOR 4 SM XOR 6 SM XOR 2 SM XOR 4 SM XOR 4 SM XOR 4 SM XOR 4 SM XOR 5 SM XOR 5 SM XOR 5 SM XOR 5 SM XOR 5 SM XOR 5 SM XOR 5 SM XOR 5 SM XOR 5 Intel® 82925X/82925XE MCH Datasheet 221

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212
  • 213
  • 214
  • 215
  • 216
  • 217
  • 218
  • 219
  • 220
  • 221
  • 222
  • 223
  • 224
  • 225
  • 226
  • 227
  • 228
  • 229
  • 230
  • 231
  • 232
  • 233
  • 234
  • 235
  • 236
  • 237
  • 238
  • 239
  • 240
  • 241
  • 242
Testability
R
Intel
®
82925X/82925XE MCH Datasheet
221
13
Testability
In the 82925X/82925XE MCH, testability for Automated Test Equipment (ATE) board level
testing has been implemented as an XOR chain. An XOR-tree is a chain of XOR gates each with
one input pin connected to it.
13.1
Complimentary Pins
Table 13-1 contains pins which must remain complimentary while performing XOR testing. The
first and third columns contain the pin and its compliment. The second and fourth columns
specify which chain the associated pins are on.
Note:
In non ECC systems, SDQS_A8, SDQS_A8#, SDQS_B8 and SDQS_B8# do not need to be
driven.
Table 13-1. Complimentary Pins to Drive
Complimentary Pin
XOR Chain
Complimentary Pin
XOR Chain
SDQS_A0
SM XOR 6
SDQS_A0#
SM XOR 4
SDQS_A1
SM XOR 6
SDQS_A1#
SM XOR 4
SDQS_A2
SM XOR 6
SDQS_A2#
SM XOR 4
SDQS_A3
SM XOR 4
SDQS_A3#
SM XOR 6
SDQS_A4
SM XOR 4
SDQS_A4#
SM XOR 2
SDQS_A5
SM XOR 2
SDQS_A5#
SM XOR 4
SDQS_A6
SM XOR 2
SDQS_A6#
SM XOR 4
SDQS_A7
SM XOR 2
SDQS_A7#
SM XOR 4
SDQS_A8 (82925X)
RSV (82925XE)
SM XOR 2
SDQS_A8# (82925X)
RSV (82925XE)
SM XOR 4
SDQS_B0
SM XOR 7
SDQS_B0#
SM XOR 5
SDQS_B1
SM XOR 7
SDQS_B1#
SM XOR 5
SDQS_B2
SM XOR 7
SDQS_B2#
SM XOR 5
SDQS_B3
SM XOR 7
SDQS_B3#
SM XOR 5
SDQS_B4
SM XOR 7
SDQS_B4#
SM XOR 5
SDQS_B5
SM XOR 3
SDQS_B5#
SM XOR 5
SDQS_B6
SM XOR 3
SDQS_B6#
SM XOR 5
SDQS_B7
SM XOR 3
SDQS_B7#
SM XOR 5
SDQS_B8 (82925X)
RSV (82925XE)
SM XOR 7
SDQS_B8# (82925X)
RSV (82925XE)
SM XOR 5