Intel 925 Data Sheet - Page 68
PAM6-Programmable Attribute Map 6 D0:F0
UPC - 683728067724
View all Intel 925 manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 68 highlights
Host Bridge/DRAM Controller Registers (D0:F0) R 4.1.26 PAM6-Programmable Attribute Map 6 (D0:F0) PCI Device: Address Offset: Default Value: Access: Size: 0 96h 00h R/W 8 bits This register controls the read, write, and shadowing attributes of the BIOS areas from 0E8000h- 0EFFFFh. Bit Access & Default Description 7:6 Reserved 5:4 R/W 0EC000h-0EFFFFh Attribute (HIENABLE): This field controls the steering of read 00b and write cycles that address the BIOS area from 0E4000h to 0E7FFFh. 00 = DRAM Disabled: Accesses are directed to the DMI. 01 = Read Only: All reads are serviced by DRAM. All writes are forwarded to the DMI. 10 = Write Only: All writes are sent to DRAM. Reads are serviced by DMI. 11 = Normal DRAM Operation: All reads and writes are serviced by DRAM. 3:2 Reserved 1:0 R/W 0E8000h-0EBFFFh Attribute (LOENABLE): This field controls the steering of read 00b and write cycles that address the BIOS area from 0E0000h to 0E3FFFh. 00 = DRAM Disabled: Accesses are directed to the DMI. 01 = Read Only: All reads are serviced by DRAM. All writes are forwarded to the DMI. 10 = Write Only: All writes are sent to DRAM. Reads are serviced by DMI. 11 = Normal DRAM Operation: All reads and writes are serviced by DRAM. 68 Intel® 82925X/82925XE MCH Datasheet