Intel 925 Data Sheet - Page 94

EPESD-EP Element Self Description, EPBAR Registers-Egress Port Register Summary, Intel

Page 94 highlights

EPBAR Registers-Egress Port Register Summary R 6.1.1 EPESD-EP Element Self Description MMIO Range: Address Offset: Default Value: Access: Size: EPBAR 044h 00000201h R/WO, RO 32 bits This register provides information about the root complex element containing this Link Declaration capability. Bit 31:24 23:16 15:8 7:4 3:0 Access & Default RO 00h R/WO 00h RO 02h RO 1h Description Port Number: This field specifies the port number associated with this element with respect to the component that contains this element. A value of 00h indicates to configuration software that this is the default egress port. Component ID: This field identifies the physical component that contains this Root Complex Element. Component IDs start at 1. This value is a mirror of the value in the Component ID field of all elements in this component. The value only needs to be written in one of the mirrored fields and it will be reflected everywhere that it is mirrored. Number of Link Entries: This field indicates the number of link entries following the Element Self Description. This field reports 2 (one each for PCI Express* x16 Graphics Interface and DMI). Reserved Element Type: This field Indicates the type of the Root Complex Element. 1h = Port to system memory 94 Intel® 82925X/82925XE MCH Datasheet

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212
  • 213
  • 214
  • 215
  • 216
  • 217
  • 218
  • 219
  • 220
  • 221
  • 222
  • 223
  • 224
  • 225
  • 226
  • 227
  • 228
  • 229
  • 230
  • 231
  • 232
  • 233
  • 234
  • 235
  • 236
  • 237
  • 238
  • 239
  • 240
  • 241
  • 242

EPBAR Registers—Egress Port Register Summary
R
94
Intel
®
82925X/82925XE MCH Datasheet
6.1.1
EPESD—EP Element Self Description
MMIO Range:
EPBAR
Address Offset:
044h
Default Value:
00000201h
Access:
R/WO, RO
Size:
32 bits
This register provides information about the root complex element containing this Link
Declaration capability.
Bit
Access
& Default
Description
31:24
RO
00h
Port Number:
This field specifies the port number associated with this element with
respect to the component that contains this element. A value of 00h indicates to
configuration software that this is the default egress port.
23:16
R/WO
00h
Component ID:
This field identifies the physical component that contains this Root
Complex Element. Component IDs start at 1.
This value is a mirror of the value in the Component ID field of all elements in this
component. The value only needs to be written in one of the mirrored fields and it
will be reflected everywhere that it is mirrored.
15:8
RO
02h
Number of Link Entries:
This field indicates the number of link entries following
the Element Self Description. This field reports 2 (one each for PCI Express* x16
Graphics Interface and DMI).
7:4
Reserved
3:0
RO
1h
Element Type:
This field Indicates the type of the Root Complex Element.
1h = Port to system memory