Intel 925 Data Sheet - Page 99

DMIBAR Registers—Direct Media Interface (DMI) RCRB

Get Intel 925 - Pentium D 925 3.0GHz 800MHz 4MB-Cache Socket 775 CPU PDF manuals and user guides
UPC - 683728067724
View all Intel 925 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 99 highlights

DMIBAR Registers-Direct Media Interface (DMI) RCRB R 7 DMIBAR Registers-Direct Media Interface (DMI) RCRB This Root Complex Register Block (RCRB) controls the MCH-Intel ICH6 serial interconnect. The base address of this space is programmed in DMIBAR in device 0 configuration space. These registers are offset from the DMIBAR base address Table 7-1. DMI Register Address Map Summary Address offset 000-003h 004-007h 008-00Bh 00C-00Dh 00E-00Fh 010-013h 014-017h 018-019h 01A-01Bh 01C-01Fh 020-023h 024-025h 026-027h 028-083h 084-087h 088-089h 08A-08Bh 08C-FFFh Register Symbol DMIVCECH DMIPVCCAP1 DMIPVCCAP2 DMIPVCCTL - DMIVC0RCAP DMIVC0RCTL - DMIVC0RSTS DMIVC1RCAP DMIVC1RCTL - DMIVC1RSTS - DMILCAP DMILCTL DMILSTS - Register Name DMI Virtual Channel Enhanced Capability Header DMI Port VC Capability Register 1 DMI Port VC Capability Register 2 DMI Port VC Control Reserved DMI VC0 Resource Capability DMI VC0 Resource Control Reserved DMI VC0 Resource Status DMI VC1 Resource Capability DMI VC1 Resource Control Reserved DMI VC1 Resource Status Reserved DMI Link Capabilities DMI Link Control DMI Link Status Reserved PCI Dev # DMIBAR DMIBAR DMIBAR DMIBAR DMIBAR DMIBAR DMIBAR DMIBAR DMIBAR DMIBAR DMIBAR DMIBAR DMIBAR DMIBAR DMIBAR DMIBAR DMIBAR DMIBAR Intel® 82925X/82925XE MCH Datasheet 99

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212
  • 213
  • 214
  • 215
  • 216
  • 217
  • 218
  • 219
  • 220
  • 221
  • 222
  • 223
  • 224
  • 225
  • 226
  • 227
  • 228
  • 229
  • 230
  • 231
  • 232
  • 233
  • 234
  • 235
  • 236
  • 237
  • 238
  • 239
  • 240
  • 241
  • 242
DMIBAR Registers—Direct Media Interface (DMI) RCRB
R
Intel
®
82925X/82925XE MCH Datasheet
99
7
DMIBAR Registers—Direct Media
Interface (DMI) RCRB
This Root Complex Register Block (RCRB) controls the MCH-Intel ICH6 serial interconnect.
The base address of this space is programmed in DMIBAR in device 0 configuration space. These
registers are offset from the DMIBAR base address
Table 7-1. DMI Register Address Map Summary
Address
offset
Register
Symbol
Register Name
PCI Dev #
000–003h
DMIVCECH
DMI Virtual Channel Enhanced Capability Header
DMIBAR
004–007h
DMIPVCCAP1
DMI Port VC Capability Register 1
DMIBAR
008–00Bh
DMIPVCCAP2
DMI Port VC Capability Register 2
DMIBAR
00C–00Dh
DMIPVCCTL
DMI Port VC Control
DMIBAR
00E–00Fh
—
Reserved
DMIBAR
010–013h
DMIVC0RCAP
DMI VC0 Resource Capability
DMIBAR
014–017h
DMIVC0RCTL
DMI VC0 Resource Control
DMIBAR
018–019h
—
Reserved
DMIBAR
01A–01Bh
DMIVC0RSTS
DMI VC0 Resource Status
DMIBAR
01C–01Fh
DMIVC1RCAP
DMI VC1 Resource Capability
DMIBAR
020–023h
DMIVC1RCTL
DMI VC1 Resource Control
DMIBAR
024–025h
—
Reserved
DMIBAR
026–027h
DMIVC1RSTS
DMI VC1 Resource Status
DMIBAR
028–083h
—
Reserved
DMIBAR
084–087h
DMILCAP
DMI Link Capabilities
DMIBAR
088–089h
DMILCTL
DMI Link Control
DMIBAR
08A–08Bh
DMILSTS
DMI Link Status
DMIBAR
08C–FFFh
—
Reserved
DMIBAR