Intel D845GLAD Product Guide - Page 67

Interrupts, Table 35.

Page 67 highlights

Interrupts Table 35. Interrupts IRQ System Resource NMI I/O channel check 0 Reserved, interval timer 1 Reserved, keyboard buffer full 2 Reserved, cascade interrupt from slave PIC 3 COM2* 4 COM1* 5 LPT2 (Plug & Play option) / ** 6 Diskette drive controller 7 LPT1* 8 Real time clock 9 ** 10 ** 11 ** 12 Onboard mouse port (if present, else user available) 13 Reserved, math coprocessor 14 Primary IDE (if present, else user available) 15 Secondary IDE (if present, else user available) * Default, but can be changed to another IRQ. ** Dynamically allocated for all PCI/AGP devices and slots. Technical Reference 67

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76

Technical Reference
67
Interrupts
Table 35.
Interrupts
IRQ
System Resource
NMI
I/O channel check
0
Reserved, interval timer
1
Reserved, keyboard buffer full
2
Reserved, cascade interrupt from slave PIC
3
COM2*
4
COM1*
5
LPT2 (Plug & Play option) / **
6
Diskette drive controller
7
LPT1*
8
Real time clock
9
**
10
**
11
**
12
Onboard mouse port (if present, else user available)
13
Reserved, math coprocessor
14
Primary IDE (if present, else user available)
15
Secondary IDE (if present, else user available)
*
Default, but can be changed to another IRQ.
** Dynamically allocated for all PCI/AGP devices and slots.