Intel 5148LV Data Sheet

Intel 5148LV - Xeon Dual Core Active H Manual

Get Intel 5148LV - Xeon Dual Core Active H PDF manuals and user guides
UPC - 735858184373
View all Intel 5148LV manuals
Add to My Manuals
Save this manual to your list of manuals

Intel 5148LV manual content summary:

  • Intel 5148LV | Data Sheet - Page 1
    Dual-Core Intel® Xeon® Processor 5100 Series Datasheet August 2007 Reference Number: 313355-003
  • Intel 5148LV | Data Sheet - Page 2
    , and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries. *Other names and brands may be claimed as the property of others. Copyright © 2007, Intel Corporation. 2 Dual-Core Intel® Xeon® Processor 5100 Series
  • Intel 5148LV | Data Sheet - Page 3
    41 3.4 Package Handling Guidelines 42 3.5 Package Insertion Specifications 42 3.6 Processor Mass Specifications 42 3.7 Processor Materials 43 3.8 Processor Land Coordinates 43 4 Land Listing ...45 4.1 Dual-Core Intel® Xeon® Processor 5100 Series Pin Assignments 45 4.1.1 Land Listing by Land
  • Intel 5148LV | Data Sheet - Page 4
    27 2-2 Dual-Core Intel® Xeon® Processor LV 5148/5138/5128 Processor Load Current versus Time 31 2-3 Dual-Core Intel® Xeon® Processor 5100 Series Load Current versus Time 31 2-4 Dual-Core Intel® Xeon® Processor 5160 Load Current versus Time 32 2-5 Dual-Core Intel® Xeon® Processor 5100 Series
  • Intel 5148LV | Data Sheet - Page 5
    8-3 8-4 8-5 8-6 8-7 8-8 8-9 8-10 8-11 Dual-Core Intel® Xeon® Processor LV 5138 Nominal & Short-Term Thermal Profiles 77 Dual-Core Intel® Xeon® Processor LV 5148 and Dual-Core Intel® Xeon® Processor LV 5128 Thermal Profile 79 Dual-Core Intel® Xeon® Processor 5160 Thermal Profiles A and B 80 Case
  • Intel 5148LV | Data Sheet - Page 6
    ® Processor LV 5148 and Dual-Core Intel® Xeon® Processor LV 5128 Thermal Profile Table 79 Dual-Core Intel® Xeon® Processor 5160 Thermal Specifications 79 Dual-Core Intel® Xeon® Processor 5160 Thermal Profile A Table 80 Dual-Core Intel® Xeon® Processor 5160 Thermal Profile B Table 81 Supported
  • Intel 5148LV | Data Sheet - Page 7
    Revision History Revision 001 002 003 Description Initial release Updated Sections 2, 3, and 6 with SKUs for 5148/5138/5128 Updated Sections 2, 3, and 6 with G-step information. Date June 2006 November 2006 August 2007 § Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 7
  • Intel 5148LV | Data Sheet - Page 8
    8 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 9
    Features • Dual-Core processing with Intel® Core™ microarchitecture • FC-LGA6 package with 771 Lands • Available at up to 3.00 GHz processor speed • 65 nm process technology • Performance optimized version available • Dual processing (DP) server support • Includes 32-KB Level 1 instruction and 32
  • Intel 5148LV | Data Sheet - Page 10
    Features 10 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 11
    for data movement. SSE3 instructions provide highly efficient double-precision floating point, SIMD integer, and memory management operations. The Dual-Core Intel® Xeon® Processor 5100 Series support Intel® Extended Memory 64 Technology (Intel® EM64T) as an enhancement to Intel's IA-32 architecture
  • Intel 5148LV | Data Sheet - Page 12
    with 771 lands for improved power delivery. It utilizes a surface mount LGA771 socket that supports Direct Socket Loading (DSL). Table 1-1. Dual-Core Intel® Xeon® Processor 5100 Series # of Processor Cores 2 L1 Cache 32 KB instruction 32 KB data L2 Advanced Transfer Cache 4 MB shared Front Side
  • Intel 5148LV | Data Sheet - Page 13
    . The Dual-Core Intel® Xeon® Processor LV 5148, Dual-Core Intel® Xeon® Processor LV 5138, and Dual-Core Intel® Xeon® Processor LV 5128 are lower voltage, lower power version of the Dual-Core Intel® Xeon® Processor 5100 Series. For this document "Dual-Core Intel® Xeon® Processor LV 5148/5138/5128
  • Intel 5148LV | Data Sheet - Page 14
    . Values are subject to change prior to production. References Material and concepts available in the following documents may be beneficial when reading this document: 14 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 15
    64 Software Developer's Manual Documentation Changes Intel® Extended Memory 64 Technology • Volume I • Volume 2 Intel® Virtualization Technology Specification for IA-32 Intel® Architecture Dual-Core Intel® Xeon® Processor 5100 Series Specification Update Debug Port Design Guide for UP/DP Systems
  • Intel 5148LV | Data Sheet - Page 16
    Introduction 16 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 17
    silicon and are terminated to VTT. The on-die termination resistors are always enabled on the Dual-Core Intel® Xeon® Processor 5100 Series to control reflections on the transmission line. Intel chipsets also provide on-die termination, thus eliminating the need to terminate the bus on the baseboard
  • Intel 5148LV | Data Sheet - Page 18
    pins) to the LGA771 socket. Bulk decoupling processor. It is possible to override this setting using software (see the Conroe and Woodcrest Processor Family BIOS Writer's Guide). This permits operation at lower frequencies than the processor's tested frequency. 18 Dual-Core Intel® Xeon® Processor
  • Intel 5148LV | Data Sheet - Page 19
    Conroe and Woodcrest Processor Family BIOS Writer's Guide. Clock multiplying within the processor is provided by the internal phase locked loop (PLL), which requires a constant frequency BCLK[1:0] input, with exceptions for spread spectrum clocking. The Dual-Core Intel® Xeon® Processor 5100 Series
  • Intel 5148LV | Data Sheet - Page 20
    VID settings. This is reflected by the VID range values provided in Table 2-3. The Dual-Core Intel® Xeon® Processor 5100 Series uses six voltage identification signals, VID[6:1], to support automatic selection of power supply voltages. Table 2-3 specifies the voltage level corresponding to the
  • Intel 5148LV | Data Sheet - Page 21
    1 1.5000 0 0 1 0 0 0 1.5125 0 0 0 1 1 1 1.5250 0 0 0 1 1 0 1.5375 0 0 0 1 0 1 1.5500 0 0 0 1 0 0 1.5625 0 0 0 0 1 1 1.5750 0 0 0 0 1 0 1.5875 0 0 0 0 0 1 1.6000 0 0 0 0 0 0 OFF Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 21
  • Intel 5148LV | Data Sheet - Page 22
    pattern is observed, the voltage regulator output should be disabled. 2. Shading denotes the expected VID range of the Dual-Core Intel® Xeon® Processor 5100 Series. 3. The VID range includes VID transitions Section 6.2.1.2), Extended HALT state ttrhaantsimtioanysb(eseineitSiaetcetdiobny7t.h2e.2rm
  • Intel 5148LV | Data Sheet - Page 23
    signals are used to select the correct loadline slope for the processor. Table 2-6. Market Segment Selection Truth Table for MS_ID[1:0] MS_ID1 0 0 1 1 MS_ID0 0 1 0 1 Description Reserved Dual-Core Intel® Xeon® Processor 5100 Series Reserved Reserved Note: The MS_ID[1:0] signals are provided to
  • Intel 5148LV | Data Sheet - Page 24
    , GTLREF_DATA_MID, GTLREF_DATA_END, LL_ID[1:0], MS_ID[1:0], PECI, RESERVED, SKTOCC#, TESTHI[11:0], TESTIN1, TESTIN2, VCC, VCC_DIE_SENSE, VCC_DIE_SENSE2, VCCPLL, VID_SELECT, VSS_DIE_SENSE, VSS_DIE_SENSE2, VSS, VTT, VTT_OUT, VTT_SEL 24 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 25
    is recommended that the processor(s) be first in the TAP chain and followed by any other components within the system. A translation buffer should be used to connect to the rest of the chain unless one of the other components is capable of Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 25
  • Intel 5148LV | Data Sheet - Page 26
    with each driving a different voltage level. 2.10 Platform Environmental Control Interface (PECI) DC Specifications The release of the Dual-Core Intel® Xeon® Processor 5100 Series marks the transition from thermal diodes to digital thermal sensors for fan speed control. Digital Thermal Sensors
  • Intel 5148LV | Data Sheet - Page 27
    maximum and minimum ratings, the device may be functional, but with its lifetime degraded depending on exposure to conditions exceeding the functional operation condition limits. Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 27
  • Intel 5148LV | Data Sheet - Page 28
    refer to the processor case temperature specifications. 4. This rating applies to the processor and does not include any tray or packaging. 5. Failure to adhere to this specification can affect the long-term reliability of the processor. 28 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 29
    for Dual-Core Intel® Xeon® Processor LV 5148/ 5138/5128 core with multiple VID IXCeConfo®r Dual-Core Intel® Processor 5100 Series core with multiple VID ICC for Dual-Core Intel® Xeon® Processor 5160 core with multe VID ICC_RESET for Dual-Core Intel® Xeon® Processor LV 5148/5138/5128 core with
  • Intel 5148LV | Data Sheet - Page 30
    VTT supply after VCC stable Thermal Design Current (TDC) Dual-Core Intel® Xeon® Processor LV 5148/ 5138/5128 Thermal Design Current (TDC) Dual-Core Intel® Xeon® Processor 5100 Series Thermal Design Current (TDC) Dual-Core Intel® Xeon® Processor 5160 DC current that may be drawn from VTT_OUT per
  • Intel 5148LV | Data Sheet - Page 31
    platform design guide and the Voltage Regulator Design Guidelines to determine the total ITT drawn by the system. This parameter is based on design characterization and is not tested. 16. ICC_VTT_OUT is specified at 1.2 V. Figure 2-2. Dual-Core Intel® Xeon® Processor LV 5148/5138/5128 Processor Load
  • Intel 5148LV | Data Sheet - Page 32
    % tested. Specified by design characterization. Figure 2-4. Dual-Core Intel® Xeon® Processor 5160 Load Current versus Time 95 90 Sustained Current (A) 85 80 75 70 65 0.01 0.1 1 10 Time Duration (s) 100 1000 Notes: 1. Processor or Voltage Regulator thermal protection circuitry should
  • Intel 5148LV | Data Sheet - Page 33
    Guidelines for socket load line guidelines and VR implementation. Please refer to the appropriate platform design guide for details on VR implementation. Figure 2-5. Dual-Core Intel® Xeon® Processor 5100 Series VCC Static and Transient Tolerance Load Line 0 VID - 0.000 Icc [A] 10 20 30 40
  • Intel 5148LV | Data Sheet - Page 34
    Specifications Figure 2-6. Dual-Core Intel® Xeon® Processor LV 5148/5138/5128 refer to the appropriate platform design guide for details on VR implementation. Table signal drivers must comply with the signal quality specifications. 5. This is the pull down driver resistance. Refer to processor
  • Intel 5148LV | Data Sheet - Page 35
    processor I/O Buffer Models for I/V characteristics. 4. Measured at 0.1*VTT. 5. Measured at 0.9*VTT. 6. For Vin between 0 V and VTT. Measured when the driver design guide for details. 4. For VIN between 0 V and VOH. 2.13.1 VCC Overshoot Specification The Dual-Core Intel® Xeon® Processor 5100
  • Intel 5148LV | Data Sheet - Page 36
    lands and across the VCC_DIE_SENSE2 and VSS_DIE_SENSE2 lands. Overshoot events that are < 10 ns in duration may be ignored. These measurements of processor die level overshoot should be taken with a 100 MHz bandwidth limited oscilloscope. § 36 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 37
    Mechanical Specifications 3 Mechanical Specifications The Dual-Core Intel® Xeon® Processor 5100 Series is packaged in a Flip Chip Land Grid Array (FC-LGA6) package that interfaces to the baseboard via a LGA771 socket. The package consists of a processor core mounted on a pinless substrate with 771
  • Intel 5148LV | Data Sheet - Page 38
    1 of 3) Mechanical Specifications Note: Guidelines on potential IHS flatness variation with socket load plate actuation and installation of the cooling solution is available in the processor Thermal/Mechanical Design Guidelines. 38 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 39
    Mechanical Specifications Figure 3-3. Processor Package Drawing (Sheet 2 of 3) Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 39
  • Intel 5148LV | Data Sheet - Page 40
    Figure 3-4. Processor Package Drawing (Sheet 3 of 3) Mechanical Specifications 40 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 41
    and vibration tests. 8. For more information on the transient bend limits, please refer to the MAS document entitled Manufacturing with Intel® components using 771-land LGA package that interfaces with the motherboard via a LGA771 socket. Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 41
  • Intel 5148LV | Data Sheet - Page 42
    the limits of the processor socket. 3.5 Package Insertion Specifications The Dual-Core Intel® Xeon® Processor 5100 Series can be inserted and removed 15 times from an LGA771 socket. 3.6 Processor Mass Specifications The typical mass of the Dual-Core Intel® Xeon® Processor 5100 Series is 21
  • Intel 5148LV | Data Sheet - Page 43
    Mechanical Specifications 3.7 Processor Materials The Dual-Core Intel® Xeon® Processor 5100 Series is assembled from several components. The basic material properties are described in Table 3-3. Table 3-3. Processor Materials Component Integrated Heat Spreader (IHS) Substrate Substrate Lands
  • Intel 5148LV | Data Sheet - Page 44
    Mechanical Specifications Figure 3-6. Processor Land Coordinates, Bottom View AN AM AL AK AJ AH AG AF AE AD AC AB AA Address / Y W Common Clock / V U 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 Data VTT / Clocks § 44 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 45
    4 Land Listing 4.1 Dual-Core Intel® Xeon® Processor 5100 Series Pin Assignments This section provides sorted land list in Table 4-1 and Table 4-2. Table 4-1 is a listing of all processor lands ordered alphabetically by land name. Table 4-2 is a listing of all processor lands ordered by land number
  • Intel 5148LV | Data Sheet - Page 46
    Input/Output Input/Output Output Input/Output Input Input/Output Input/Output Input/Output Input/Output Input/Output Input/Output Input/Output Input/Output 46 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 47
    E5 E6 E7 F2 F23 F29 F6 G10 G2 G6 J2 J3 N4 N5 P5 R1 T1 T2 W2 Y1 Y3 G23 Common Clk Input Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 47
  • Intel 5148LV | Data Sheet - Page 48
    AG19 Power/Other AG21 Power/Other AG22 Power/Other AG25 Power/Other AG26 Power/Other AG27 Power/Other AG28 Power/Other AG29 Power/Other 48 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 49
    /Other AN14 Power/Other AN15 Power/Other AN18 Power/Other AN19 Power/Other AN21 Power/Other AN22 Power/Other AN25 Power/Other AN26 Power/Other Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 49
  • Intel 5148LV | Data Sheet - Page 50
    Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other 50 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 51
    /Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 51
  • Intel 5148LV | Data Sheet - Page 52
    AM7 Power/Other AN1 Power/Other AN10 Power/Other AN13 Power/Other AN16 Power/Other AN17 Power/Other AN2 Power/Other AN20 Power/Other 52 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 53
    /Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 53
  • Intel 5148LV | Data Sheet - Page 54
    /Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Output Output Output Output Output 54 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 55
    Input/Output Input/Output Input Output Source Sync Power/Other Power/Other Power/Other TAP Common Clk Power/Other Power/Other Input/Output Input Output Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 55
  • Intel 5148LV | Data Sheet - Page 56
    /Other TAP Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Output Output Output Input/Output Input/Output Input 56 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 57
    Power/Other Power/Other Input/Output Input/Output Output Input/Output Power/Other Power/Other Source Sync Source Sync Power/Other Input/Output Input/Output Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 57
  • Intel 5148LV | Data Sheet - Page 58
    Power/Other Power/Other Power/Other Power/Other Output Output Output Output Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other 58 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 59
    Input Input/Output Input/Output Input/Output Input/Output Input/Output Input/Output Input/Output Input/Output Input/Output Input/Output Input/Output Input/Output Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 59
  • Intel 5148LV | Data Sheet - Page 60
    /Other Power/Other Power/Other Common Clk Power/Other Common Clk Input Input/Output Power/Other Source Sync Power/Other Power/Other Input/Output 60 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 61
    /Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Input Input Input/Output Input Input/Output Input/Output Input Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 61
  • Intel 5148LV | Data Sheet - Page 62
    /Other Power/Other Power/Other Power/Other Power/Other CMOS Async Input Input/Output Input/Output Input Input Input/Output Input/Output Output Input 62 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 63
    Clk Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Common Clk Input/Output Input/Output Input/Output Input/Output Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 63
  • Intel 5148LV | Data Sheet - Page 64
    Power/Other Power/Other Power/Other Power/Other Power/Other Source Sync Power/Other Source Sync Power/Other Power/Other Input/Output Input/Output § 64 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 65
    processor's address wrap-around at the 1 MB boundary. Assertion of A20M# is only supported in real mode. A20M# is an asynchronous signal. However, to ensure recognition of this signal following an I/O write instruction appropriate pins of all Dual-Core Intel® Xeon® Processor 5100 Series FSB agents.
  • Intel 5148LV | Data Sheet - Page 66
    by the processors, chipset, and clock synthesizer. All FSB agents must operate at the same frequency. For more information about these signals, including termination recommendations, refer to the appropriate platform design guideline. Notes 3 3 2 3 3 66 Dual-Core Intel® Xeon® Processor 5100
  • Intel 5148LV | Data Sheet - Page 67
    by the data driver on each data transfer, indicating 3 valid data on the data bus. In a multi-common clock data transfer, DRDY# may be deasserted to insert idle clocks. This signal must connect the appropriate pins of all processor FSB agents. Dual-Core Intel® Xeon® Processor 5100 Series
  • Intel 5148LV | Data Sheet - Page 68
    to Vol. 3 of the Intel Architecture Software Developer's Manual and the Intel Processor Identification and the CPUID Instruction application note. I The FORCEPR# (force power reduction) input can be used by the platform to cause the Dual-Core Intel® Xeon® Processor 5100 Series to activate the
  • Intel 5148LV | Data Sheet - Page 69
    to ground and a logic 1 is a no-connect on the Dual-Core Intel® Xeon® Processor 5100 Series package. LOCK# indicates to the system that a transaction must occur atomically. This signal must connect the appropriate pins of all processor FSB agents. For a locked sequence of transactions, LOCK# is
  • Intel 5148LV | Data Sheet - Page 70
    the de-assertion of the PWRGOOD signal will de-assert THERMTRIP#, if the processor's junction temperature remains at or above the trip level, THERMTRIP# will again be asserted within 10 μs of the assertion of PWRGOOD. Notes 3 3 3 3 2 2 1 70 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 71
    to VTT on the motherboard. The VTT_SEL VTT_SEL is a signal is used no-connect on ttoheseDleucatl-thCeorceoIrnretectl®VXTTevoonl®taPgreolceevseslofro5r 1th0e0 processor. Series package. Notes Notes: 1. For this processor land on the Dual-Core Intel® Xeon® Processor 5100 Series , the maximum
  • Intel 5148LV | Data Sheet - Page 72
    Signal Definitions 72 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 73
    need to guarantee the case temperature meets the thermal profile specifications. The Dual-Core Intel® Xeon® Processor 5100 Series, Dual-Core Intel® Xeon® Processor LV 5148, and Dual-Core Intel® Xeon® Processor LV 5128 support a single Thermal Profile (see Figure 6-1, Table 6-2, Figure 6-3, and Table
  • Intel 5148LV | Data Sheet - Page 74
    than the specified limits will violate the thermal specifications and may result in permanent damage to the processor. Refer to the Dual-Core Intel® Xeon® Processor LV 5138 in Embedded Applications Thermal/ Mechanical Design Guidelines for details on system thermal solution design, thermal profiles
  • Intel 5148LV | Data Sheet - Page 75
    are defined at all VIDs found in Table 2-3. 5. FMB, or Flexible Motherboard, guidelines provide a design target for meeting all planned processor frequency requirement. 6. This applies to the Dual-Core Intel® Xeon® Processor 5160 beginning with the G-step. The B-step specifications can be found in
  • Intel 5148LV | Data Sheet - Page 76
    points that constitute the thermal profile. 2. Refer to the Dual-Core Intel® Xeon® Processor 5100 Series Thermal/Mechanical Design Guidelines for system and environmental implementation details. Dual-Core Intel® Xeon® Processor 5100 Series Thermal Profile Table Power (W) P_PROFILE_MIN=26 30 35
  • Intel 5148LV | Data Sheet - Page 77
    are defined at all VIDs found in Table 2-3. 5. FMB, or Flexible Motherboard, guidelines provide a design target for meeting all planned processor frequency requirements Figure 6-2. Dual-Core Intel® Xeon® Processor LV 5138 Nominal & Short-Term Thermal Profiles Notes: 1. The Nominal Thermal Profile
  • Intel 5148LV | Data Sheet - Page 78
    in Table 2-3. The Dual-Core Intel® Xeon® Processor LV 5148 may be shipped under multiple VIDs for each frequency. 5. FMB, or Flexible Motherboard, guidelines provide a design target for meeting all planned processor frequency requirements 78 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 79
    the thermal profile. 2. Refer to the Dual-Core Intel® Xeon® Processor 5100 Series Thermal/Mechanical Design Guidelines for system and environmental implementation details. Table 6-7. Dual-Core Intel® Xeon® Processor LV 5148 and Dual-Core Intel® Xeon® Processor LV 5128 Thermal Profile Table Power
  • Intel 5148LV | Data Sheet - Page 80
    Motherboard, guidelines provide a design target for meeting all planned processor frequency requirements 6. These values only apply to the B-step of the Dual-Core Intel® Xeon® Processor 5160. For the G-step specifications, please refer to Table 6-1. Figure 6-4.Dual-Core Intel® Xeon® Processor
  • Intel 5148LV | Data Sheet - Page 81
    temperature measurement methodology, refer to the Dual-Core Intel® Xeon® Processor 5100 Series Thermal/Mechanical Design Guidelines and Dual-Core Intel® Xeon® Processor LV 5138 in Embedded Applications Thermal/ Mechanical Design Guidelines. Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 81
  • Intel 5148LV | Data Sheet - Page 82
    control circuit is not user configurable and is not software visible. Bus traffic is snooped in the normal manner, and interrupt requests are latched (and serviced during the time that the clocks are on) while the TCC is active. 82 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 83
    drivers, or interrupt handling routines. Refer to the Dual-Core Intel® Xeon® Processor LV 5138 in Embedded Applications Thermal/Mechanical Design Guideline for information on designing a thermal solution. Enhanced Thermal Monitor (TM2) The Dual-Core Intel® Xeon® Processor 5100 Series adds supports
  • Intel 5148LV | Data Sheet - Page 84
    lowest supported bus ratio (1/6 for the Dual-Core Intel® Xeon® Processor 5100 Series ). When the TCC is activated, the processor automatically transitions to the new frequency. This transition occurs rapidly, on the order of 5 µs. During the frequency transition, the processor is unable to service
  • Intel 5148LV | Data Sheet - Page 85
    Refer to the Intel Architecture Software Developer's Manual and the Conroe and Woodcrest Processor Family BIOS Writer's Guide for specific register reduction) input can be used by the platform to cause the Dual-Core Intel® Xeon® Processor 5100 Series to activate the TCC. If the Thermal Monitor is
  • Intel 5148LV | Data Sheet - Page 86
    also recommends the removal of VTT. Platform Environment Control Interface (PECI) Introduction The introduction of the Dual-Core Intel® Xeon® Processor 5100 Series marks the transition from thermal diodes to digital thermal sensors for fan speed control. Digital Thermal Sensors (DTS) are on-die
  • Intel 5148LV | Data Sheet - Page 87
    control solutions utilize a TControl value stored in the processor IA32_TEMPERATURE_TARGET MSR. Prior to Dual-Core Intel® Xeon® Processor 5100 Series , TControl represented a diode temperature. With Dual-Core Intel® Xeon® Processor 5100 Series , TControl represents an offset from TCC activation
  • Intel 5148LV | Data Sheet - Page 88
    PECI Specifications PECI Device Address The socket 0 PECI register resides at address 0x30 and socket 1 resides at 0x31. PECI Command Support The Dual-Core Intel® Xeon® Processor 5100 Series supports the PECI commands listed in Table 6-11: 88 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 89
    or continuous fault condition. 6.3.2.4 PECI GetTemp0() Error Code Support The error codes supported for the processor GetTemp0() command are listed in Table 6-12 below: Table range (underflow), currently 30oC absolute temperature. § Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 89
  • Intel 5148LV | Data Sheet - Page 90
    Thermal Specifications 90 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 91
    Control and Low Power States The Dual-Core Intel® Xeon® Processor 5100 Series supports the Extended HALT state (also Woodcrest Processor Family BIOS Writer's Guide. For processors that are already running at the lowest bus to core frequency ratio for its nominal operating point, the processor
  • Intel 5148LV | Data Sheet - Page 92
    is changed. When entering the low power state, the processor will first switch to the lower bus to core frequency ratio and then transition to the lower voltage (VID). While in the Extended HALT state, the processor will process bus snoops. 92 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 93
    the lowest bus ratio supported as shown in Table 2-1, will enter the HALT State when the processor has executed the HALT or MWAIT instruction since the processor is already operating in the lowest core frequency and voltage operating point. Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 93
  • Intel 5148LV | Data Sheet - Page 94
    or MWAIT Instruction and HALT Bus serviced by software upon exit from the Stop Grant state. RESET# will cause the processor to immediately initialize itself, but the processor processor detects a snoop on the front side bus (see Section 7.2.4.1). Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 95
    way as in the HALT Snoop state. After the snoop is serviced or the interrupt is latched, the processor will return to the Extended HALT state. Enhanced Intel SpeedStep® Technology Dual-Core Intel® Xeon® Processor 5100 Series supports Enhanced Intel SpeedStep® Technology. This technology enables the
  • Intel 5148LV | Data Sheet - Page 96
    and voltages to best serve the performance and power requirements of the processor and system. The Dual-Core Intel® Xeon® Processor 5100 Series has hardware logic that coordinates the requested voltage (VID) between the processor cores. The highest voltage that is requested for either of the
  • Intel 5148LV | Data Sheet - Page 97
    Dual-Core Intel® Xeon® Processor 5100 Series will be offered as an Intel boxed processor. Intel will offer the Dual-Core Intel® Xeon® Processor acoustic targets in pedestal platforms through the motherboards's ability to directly control the RPM of the processor heat sink fan. See Section 8.3 for
  • Intel 5148LV | Data Sheet - Page 98
    Specifications Figure 8-2. Boxed Dual-Core Intel® Xeon® Processor 5100 Series 2U Passive Heat Sink Figure 8-3. 2U Passive Dual-Core Intel® Xeon® Processor 5100 Series Thermal Solution (Exploded View) Notes: 1. The heat sinks represented in these images are for reference only, and may not represent
  • Intel 5148LV | Data Sheet - Page 99
    for the boxed processor and assembled heat sink are shown in Figure 8-4 through Figure 8-8. Figure 8-9 through Figure 8-10 are the mechanical drawings for the 4-pin board fan header and 4-pin connector used for the active CEK fan heat sink solution. Dual-Core Intel® Xeon® Processor 5100 Series
  • Intel 5148LV | Data Sheet - Page 100
    Figure 8-4. Top Side Board Keepout Zones (Part 1) Boxed Processor Specifications 100 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 101
    Boxed Processor Specifications Figure 8-5. Top Side Board Keepout Zones (Part 2) Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 101
  • Intel 5148LV | Data Sheet - Page 102
    Figure 8-6. Bottom Side Board Keepout Zones Boxed Processor Specifications 102 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 103
    Boxed Processor Specifications Figure 8-7. Board Mounting-Hole Keepout Zones Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 103
  • Intel 5148LV | Data Sheet - Page 104
    Figure 8-8. Volumetric Height Keep-Ins Boxed Processor Specifications 104 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 105
    Boxed Processor Specifications Figure 8-9. 4-Pin Fan Cable Connector (For Active CEK Heat Sink) Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 105
  • Intel 5148LV | Data Sheet - Page 106
    Boxed Processor Specifications Figure 8-10. 4-Pin Base Board Fan Header (For Active CEK Heat Sink) 106 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 107
    requires a constant +12 V supplied to pin 2 of the active thermal solution and does not support variable voltage control or 3-pin PWM control. See Table 8-2 for details on the 4-pin active heat at the fan inlet of the heat sink solution. Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 107
  • Intel 5148LV | Data Sheet - Page 108
    the processor's temperature specifications is also the function of the thermal design of the entire system, and ultimately the responsibility of the system integrator. The processor temperature specifications are found in Section 6 of this document. 108 Dual-Core Intel® Xeon® Processor 5100
  • Intel 5148LV | Data Sheet - Page 109
    processor requirements without the use of chassis ducting. It may be still be necessary to implement some form of chassis air guide Processor Contents A direct chassis attach method must be used to avoid problems manual • Intel Inside Logo Dual-Core Intel® Xeon® Processor 5100 Series Datasheet 109
  • Intel 5148LV | Data Sheet - Page 110
    shipped with either the chassis or boards. They are as follows: • CEK Spring (supplied by baseboard vendors) • Heat sink standoffs (supplied by chassis vendors) § 110 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • Intel 5148LV | Data Sheet - Page 111
    Please refer to the Debug Port Design Guide for UP/DP Systems and the appropriate platform design guidelines for information regarding debug tool specifications. Section 1.3 provides collateral details. Debug Port System Requirements The Dual-Core Intel® Xeon® Processor 5100 Series debug port is the
  • Intel 5148LV | Data Sheet - Page 112
    Cabling that is part of the LAI egresses the system to allow an electrical connection between the processor and a logic analyzer. The maximum volume occupied by the LAI, known as the keepout volume, for the LAI solution they provide. § 112 Dual-Core Intel® Xeon® Processor 5100 Series Datasheet
  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
Reference Number: 313355-003
Dual-Core Intel
®
Xeon
®
Processor 5100 Series
Datasheet
August 2007