ASRock AM1B-MDH User Manual - Page 47
DRAM Timing Control, Power Down Enable, Bank Interleaving, CAS# Latency tCL, Row Precharge Time tRP
View all ASRock AM1B-MDH manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 47 highlights
DRAM Timing Control AM1H-M AM1B-MDH AM1B-M Power Down Enable Use this item to enable or disable DDR power down mode. Bank Interleaving Interleaving allows memory accesses to be spread out over banks on the same node, or accross nodes, decreasing access contention. CAS# Latency (tCL) The time between sending a column address to the memory and the beginning of the data in response. RAS# to CAS# Delay (tRCD) The number of clock cycles required between the opening of a row of memory and accessing columns within it. Row Precharge Time (tRP) The number of clock cycles required between the issuing of the precharge command and opening the next row. RAS# Active Time (tRAS) The number of clock cycles required between a bank active command and issuing the precharge command. 43 English