ASRock B650M Pro RS WiFi Software/BIOS Setup Guide - Page 37

Dram ODT impedance RTT_NOM_WR

Page 37 highlights

AMD X670/B650 Series Twrrd The minimum number of cycles from the last clock of virtual CAS of the first writeburst operation to the clock in which CAS is asserted for a following read-burst operation. Trdwr The minimum number of cycles from the last clock of virtual CAS of the first readburst operation to the clock in which CAS is asserted for a following write-burst operation. DRAM Bus Control Configuration Press [Enter] to configure DRAM Bus Control options. Power Down Enable Allows you to enable or disable DDR5 power down mode. Configuration options: [Auto] [Disabled] [Enabled] Dram ODT impedance RTT_NOM_RD Allows you to specify the Dram ODT impedance RTT_NOM_RD. Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3 (80)] [RZQ/6 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)] Dram ODT impedance RTT_NOM_WR Allows you to specify the Dram ODT impedance RTT_NOM_WR. Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3 (80)] [RZQ/6 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)] Dram ODT impedance RTT_WR Allows you to specify the Dram ODT impedance RTT_WR. Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3 (80)] [RZQ/6 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)] Dram ODT impedance RTT_PARK Allows you to specify the Dram ODT impedance RTT_PARK. Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3 (80)] [RZQ/6 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)] Dram ODT impedance DQS_RTT_PARK Allows you to specify the Dram ODT impedance DQS_RTT_PARK. Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3 (80)] 33

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85

33
AMD X670/B650 Series
Twrrd
°e minimum number of cycles from the last clock of virtual CAS of the first write-
burst operation to the clock in which CAS is asserted for a following read-burst
operation.
Trdwr
°e minimum number of cycles from the last clock of virtual CAS of the first read-
burst operation to the clock in which CAS is asserted for a following write-burst
operation.
DRAM Bus Control Configuration
Press [Enter] to configure DRAM Bus Control options.
Power Down Enable
Allows you to
enable or disable DDR5 power down mode.
Configuration options: [Auto] [Disabled] [Enabled]
Dram ODT impedance RTT_NOM_RD
Allows you to specify the Dram ODT impedance RTT_NOM_RD.
Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3 (80)]
[RZQ/6 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)]
Dram ODT impedance RTT_NOM_WR
Allows you to specify the Dram ODT impedance RTT_NOM_WR.
Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3 (80)]
[RZQ/6 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)]
Dram ODT impedance RTT_WR
Allows you to specify the Dram ODT impedance RTT_WR.
Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3 (80)]
[RZQ/6 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)]
Dram ODT impedance RTT_PARK
Allows you to specify the Dram ODT impedance RTT_PARK.
Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3 (80)]
[RZQ/6 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)]
Dram ODT impedance DQS_RTT_PARK
Allows you to specify the Dram ODT impedance DQS_RTT_PARK.
Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3 (80)]