ASRock M3A785GM-LE User Manual - Page 42

HT Bus Speed

Page 42 highlights

HT Bus Speed This feature allows you selecting Hyper-Transport bus speed. Configuration options: [Auto], [x1 200MHz] to [x10 2000MHz]. HT Bus Width This feature allows you selecting Hyper-Transport bus width. Configuration options: [Auto], [8 Bit] and [16 Bit]. CPU Thermal Throttle Use this item to enable CPU internal thermal control mechanism to keep the CPU from overheated. Configuration options: [Disabled], [Auto], [12.5%], [25%], [37.5%], [50%], [62.5%], [75%] and [87.5%]. The default value is [Auto]. Memory Configuration Memory Clock This item can be set by the code using [Auto]. You can set one of the standard values as listed: [400MHz DDR3_800], [533MHz DDR3_1066], [667MHz DDR3_1333] and [800MHz DDR3_1600]. DRAM Voltage Use this to select DRAM voltage. Configuration options: [Auto], [1.48V] to [2.40V]. The default value is [Auto]. DRAM Timing BIOS SETUP UTILITY OC Tweaker DRAM Timing Memory Controller Mode Power Down Enable Bank Interleaving Channel Interleaving CAS Latency (CL) 9 TRCD 12 TRP 12 TRAS 30 TRTP 5 TRRD 4 TWTR 5 TWR 10 TRC 33 TRWTWB 8 TRWTTO 7 TWRRD 2 [Unganged] [Disabled] [Auto] [XOR of Address bit] [Auto] [Auto] [Auto] [Auto] [Auto] [Auto] [Auto] [Auto] [Auto] [Auto] [Auto] [Auto] +F1 F9 F10 ESC Select Screen Select Item Change Option General Help Load Defaults Save and Exit Exit v02.54 (C) Copyright 1985-2003, American Megatrends, Inc. Memory Controller Mode It allows you to adjust the memory controller mode. Configuration options: [Unganged] and [Ganged]. The default value is [Unganged]. Power Down Enable Use this item to enable or disable DDR power down mode. Bank Interleaving Interleaving allows memory accesses to be spread out over banks on the same node, or accross nodes, decreasing access contention. 42

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61

42
42
42
42
42
HT Bus Speed
This feature allows you selecting Hyper-Transport bus speed. Configura-
tion options: [Auto], [x1 200MHz] to [x10 2000MHz].
HT Bus Width
This feature allows you selecting Hyper-Transport bus width. Configura-
tion options: [Auto], [8 Bit] and [16 Bit].
CPU Thermal Throttle
Use this item to enable CPU internal thermal control mechanism to keep the
CPU from overheated. Configuration options: [Disabled], [Auto], [12.5%],
[25%], [37.5%], [50%], [62.5%], [75%] and [87.5%]. The default value is
[Auto].
Memory Configuration
Memory Clock
This item can be set by the code using [Auto]. You can set one of the
standard values as listed: [400MHz DDR3_800], [533MHz DDR3_1066],
[667MHz DDR3_1333] and [800MHz DDR3_1600].
DRAM Voltage
Use this to select DRAM voltage. Configuration options: [Auto], [1.48V] to
[2.40V]. The default value is [Auto].
DRAM Timing
BIOS SETUP UTILITY
DRAM Timing
Select Screen
Select Item
+-
Change Option
F1
General Help
F9
Load Defaults
F10
Save and Exit
ESC
Exit
v02.54 (C) Copyright 1985-2003, American Megatrends, Inc.
OC Tweaker
Select Screen
Select Item
+-
Change Option
F1
General Help
F9
Load Defaults
F10
Save and Exit
ESC
Exit
Power Down Enable
Bank Interleaving
Channel Interleaving
[Disabled]
[Auto]
[XOR of Address bit]
Memory Controller Mode
[Unganged]
9
12
12
30
5
4
5
10
33
8
7
2
CAS Latency (CL)
TRCD
TRP
TRAS
TRTP
TRRD
TWTR
TWR
TRC
TRWTWB
TRWTTO
TWRRD
[Auto]
[Auto]
[Auto]
[Auto]
[Auto]
[Auto]
[Auto]
[Auto]
[Auto]
[Auto]
[Auto]
[Auto]
Memory Controller Mode
It allows you to adjust the memory controller mode. Configuration options:
[Unganged] and [Ganged]. The default value is [Unganged].
Power Down Enable
Use this item to enable or disable DDR power down mode.
Bank Interleaving
Interleaving allows memory accesses to be spread out over banks on the
same node, or accross nodes, decreasing access contention.