ASRock Q1900TM-ITX User Manual - Page 22

Signal Name, ODD_Lane2_N

Page 22 highlights

Digital MIC Header (5-pin DMIC1) (see p.5, No. 26) Home Theater PC Header (7-pin HTPC1) (see p.5, No. 24) 1: +5V 1 2: No pin 3: SPDIF_OUT/DMIC_ CLK 4: GND 5: DMIC_DATA 6: +3.3V PIN Signal Name PIN Signal Name 8 HDMI CEC 7 #Power_Button 6 SMB_DATA 5 3.3V Standby 4 SMB_CLK 3 No pin 1 2 GND 1 Recording LED LVDS Panel Connector 1 (40-pin LVDS1) (see p.5, No. 15) 40 PIN Signal Name PIN Signal Name 1 ODD_Lane3_P 21 NC 2 ODD_Lane3_N 22 EDID_3.3V 3 ODD_Lane2_P 23 LCD_GND 4 ODD_Lane2_N 24 LCD_GND 5 ODD_Lane1_P 25 LCD_GND 6 ODD_Lane1_N 26 ODD_CLK_P 7 ODD_Lane0_P 27 ODD_CLK_N 8 ODD_Lane0_N 28 BKLT_GND 9 EVEN_Lane3_P 29 BKLT_GND 10 EVEN_Lane3_N 30 BKLT_GND 11 EVEN_Lane2_P 31 EDID_CLK 12 EVEN_Lane2_N 32 BKLT_ENABLE BKLT_PWM_ 13 EVEN_Lane1_P 33 DIM 14 EVEN_Lane1_N 34 EVEN_CLK_P 15 EVEN_Lane0_P 35 EVEN_CLK_N 16 EVEN_Lane0_N 36 BKLT_PWR (12V/19V) BKLT_PWR 17 EDID_GND 37 (12V/19V) LCD_VCC BKLT_PWR 18 38 (3.3V/5V) (12V/19V) LCD_VCC 19 39 NC (3.3V/5V) LCD_VCC 20 40 EDID_DATA (3.3V/5V) English 18

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72

18
English
Digital MIC Header
(5-pin DMIC1)
(see p.5, No. 26)
1: +5V
2: No pin
3: SPDIF_OUT/DMIC_
CLK
4: GND
5: DMIC_DATA
6: +3.3V
Home °eater PC
Header
(7-pin HTPC1)
(see p.5, No. 24)
LVDS Panel Connector
(40-pin LVDS1)
(see p.5, No. 15)
PIN
Signal Name
PIN
Signal Name
8
HDMI CEC
7
#Power_Button
6
SMB_DATA
5
3.3V Standby
4
SMB_CLK
3
No pin
2
GND
1
Recording LED
1
40
PIN
Signal Name
PIN
Signal Name
1
ODD_Lane3_P
21
NC
2
ODD_Lane3_N
22
EDID_3.3V
3
ODD_Lane2_P
23
LCD_GND
4
ODD_Lane2_N
24
LCD_GND
5
ODD_Lane1_P
25
LCD_GND
6
ODD_Lane1_N
26
ODD_CLK_P
7
ODD_Lane0_P
27
ODD_CLK_N
8
ODD_Lane0_N
28
BKLT_GND
9
EVEN_Lane3_P
29
BKLT_GND
10
EVEN_Lane3_N
30
BKLT_GND
11
EVEN_Lane2_P
31
EDID_CLK
12
EVEN_Lane2_N
32
BKLT_ENABLE
13
EVEN_Lane1_P
33
BKLT_PWM_
DIM
14
EVEN_Lane1_N
34
EVEN_CLK_P
15
EVEN_Lane0_P
35
EVEN_CLK_N
16
EVEN_Lane0_N
36
BKLT_PWR
(12V/19V)
17
EDID_GND
37
BKLT_PWR
(12V/19V)
18
LCD_VCC
(3.3V/5V)
38
BKLT_PWR
(12V/19V)
19
LCD_VCC
(3.3V/5V)
39
NC
20
LCD_VCC
(3.3V/5V)
40
EDID_DATA
1
1