ASRock Q370M vPro User Manual - Page 52

Ring to Core Ratio Offset, Intel Speed Shift Technology

Get ASRock Q370M vPro PDF manuals and user guides View all ASRock Q370M vPro manuals
Add to My Manuals
Save this manual to your list of manuals

Page 52 highlights

Q370M vPro AVX Ratio Offset AVX Ratio Offset specifies a negative offset from the CPU Ratio for AVX workloads. AVX is a more stressful workload that lower the AVX ratio to ensure maximum possible ratio for SSE workloads. BCLK Aware Adaptive Voltage BCLK Aware Adaptive Voltage enable/disable. When enabled, pcode will be aware of the BCLK frequency when calculating the CPU V/F curves. This is ideal for BCLK OC to avoid high voltage overrides. Ring to Core Ratio Offset Disable Ring to Core Ratio Offset so the ring and core can run at the same frequency. TVB Ratio Clipping This service controls Core frequency reduction caused by high package temperatures for processors that implement the Intel Thermal Velocity Boost (TVB) feature. It is required to be disabled for supporting overclocking at frequencies higher than the default max turbo frequency. Default is disabled. Uses Overclocking Mailbox command 0x18/0x19. TVB Voltage Optimizations This service controls thermal based voltage optimizations for processors that implement the Intel Thermal Velocity Boost (TVB) feature. Default is enabled. Uses Overclocking Mailbox command 0x18/0x19. Intel SpeedStep Technology Intel SpeedStep technology allows processors to switch between multiple frequencies and voltage points for better power saving and heat dissipation. Intel Turbo Boost Technology Intel Turbo Boost Technology enables the processor to run above its base operating frequency when the operating system requests the highest performance state. Intel Speed Shift Technology Enable/Disable Intel Speed Shift Technology support. Enabling will expose the CPPC v2 interface to allow for hardware controlled P-states. 47 English

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
47
English
Q370M vPro
AVX Ratio Offset
AVX Ratio Offset specifies a negative offset from the CPU Ratio for AVX workloads.
AVX is a more stressful workload that lower the AVX ratio to ensure maximum
possible ratio for SSE workloads.
BCLK Aware Adaptive Voltage
BCLK Aware Adaptive Voltage enable/disable. When enabled, pcode will be aware
of the BCLK frequency when calculating the CPU V/F curves. °is is ideal for
BCLK OC to avoid high voltage overrides.
Ring to Core Ratio Offset
Disable Ring to Core Ratio Offset so the ring and core can run at the same fre-
quency.
TVB Ratio Clipping
°is service controls Core frequency reduction caused by high package temperatures
for processors that implement the Intel °ermal Velocity Boost (TVB) feature. It
is required to be disabled for supporting overclocking at frequencies higher than
the default max turbo frequency. Default is disabled.
Uses Overclocking Mailbox
command 0x18/0x19.
TVB Voltage Optimizations
°is service controls thermal based voltage optimizations for processors that
implement the Intel °ermal Velocity Boost (TVB) feature. Default is enabled. Uses
Overclocking Mailbox command 0x18/0x19.
Intel SpeedStep Technology
Intel SpeedStep technology allows processors to switch between multiple frequen-
cies and voltage points for better power saving and heat dissipation.
Intel Turbo Boost Technology
Intel Turbo Boost Technology enables the processor to run above its base operating
frequency
when the operating system requests the highest performance state.
Intel Speed Shift Technology
Enable/Disable Intel Speed Shiſt Technology support. Enabling will expose the
CPPC v2 interface to allow for hardware controlled P-states.