HP ProLiant DL980 DL980 G7 User Installation Guide - Page 43

Memory cartridge population guidelines, Memory subsystem architecture

Get HP ProLiant DL980 - G7 Server PDF manuals and user guides View all HP ProLiant DL980 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 43 highlights

o Advanced ECC memory population guidelines (on page 46) o Online Spare memory population guidelines (on page 46) o Mirrored Memory population guidelines (on page 47) Memory cartridge population guidelines This server contains eight memory cartridge slots in each processor memory drawer. Observe the following guidelines: • Memory must be loaded in quads, with a pair of DIMMs in each memory cartridge for a corresponding processor. Upper processor memory board is shown on the left. Lower processor memory board is shown on the right. • Memory is only accessible to the system if the associated processor is installed. Do not install memory cartridges in cartridge slots without the corresponding processor installed. • Two DIMM populated memory cartridges are required per processor. • To maximize performance in multi-processor configurations, distribute the total memory capacity evenly across all processors. Memory subsystem architecture The Intel® Xeon™ 7500 processor memory architecture is designed to take advantage of multiple stages of memory interleaving to reduce latency and increase bandwidth. Each Intel Xeon 7500 processor contains two memory controllers as shown in the illustration below. Each memory controller has two SMI buses operating in Lockstep mode. Each SMI bus connects to a memory buffer. The buffer converts SMI to DDR3 and expands the memory capacity of the system. Each buffer has two DDR3 channels and can support up to four DIMMs for a total of eight DIMMs per cartridge. • Memory speed is not affected by number of DIMMs or ranks. All DIMMs run at the highest possible speed for a given processor. • DDR3 memory speed is a function of the QPI bus speed supported by the processor: o Processors with a QPI speed of 6.4 GT/s run memory at 1066 MT/s. o Processors with a QPI speed of 5.6 GT/s run memory at 978 MT/s. o Processors with a QPI speed of 4.8 GT/s run memory at 800 MT/s. Hardware options installation 43

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
Hardware options installation 43
o
Advanced ECC memory population guidelines (on page
46
)
o
Online Spare memory population guidelines (on page
46
)
o
Mirrored Memory population guidelines (on page
47
)
Memory cartridge population guidelines
This server contains eight memory cartridge slots in each processor memory drawer.
Observe the following guidelines:
•
Memory must be loaded in quads, with a pair of DIMMs in each memory cartridge for a
corresponding processor.
Upper processor memory board is shown on the left. Lower processor memory board is shown on the
right.
•
Memory is only accessible to the system if the associated processor is installed. Do not install
memory cartridges in cartridge slots without the corresponding processor installed.
•
Two DIMM populated memory cartridges are required per processor.
•
To maximize performance in multi-processor configurations, distribute the total memory capacity
evenly across all processors.
Memory subsystem architecture
The Intel® Xeon™ 7500 processor memory architecture is designed to take advantage of multiple stages
of memory interleaving to reduce latency and increase bandwidth.
Each Intel Xeon 7500 processor contains two memory controllers as shown in the illustration below. Each
memory controller has two SMI buses operating in Lockstep mode. Each SMI bus connects to a memory
buffer. The buffer converts SMI to DDR3 and expands the memory capacity of the system. Each buffer has
two DDR3 channels and can support up to four DIMMs for a total of eight DIMMs per cartridge.
•
Memory speed is not affected by number of DIMMs or ranks. All DIMMs run at the highest possible
speed for a given processor.
•
DDR3 memory speed is a function of the QPI bus speed supported by the processor:
o
Processors with a QPI speed of 6.4 GT/s run memory at 1066 MT/s.
o
Processors with a QPI speed of 5.6 GT/s run memory at 978 MT/s.
o
Processors with a QPI speed of 4.8 GT/s run memory at 800 MT/s.