HP Vectra XU 5/XX HP Vectra XU PC Series - Technical Reference Manual, D3080-9

HP Vectra XU 5/XX Manual

HP Vectra XU 5/XX manual content summary:

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72

Vectra XU Technical Reference
Introduction
1
Vectra XU Hardware and BIOS Technical Reference
Manual
Trademarks
Printed Manual Information
Introduction
Preface
Conventions
Ordering Information for the Phoenix BIOS Manual
Bibliography
System Overview
Introduction
PCI Local Bus Architecture
System Block Diagram
Principal Components and Features
System Board
Processor
Superscalar Architecture
Floating Point Unit (FPU)
Dynamic Branch Prediction
Instruction and Data Cache
Data Integrity
PCI Chip Set
PCI, Cache, and Memory Controller (PCMC)
Local Bus Accelerator (LBX)
The PCI/ISA Bridge (PCEB and ESC)
Super I/O Chip Set
Flexible Drive Controller (FDC)
Serial/Parallel Ports
Graphics/Integrated Video
Video Controller
Video Clock Generator
Video Resolutions Supported
PCI LAN/SCSI-2 Controller
IDE to PCI Controller
Flash ROM
Security Features
System Specifications
Physical Characteristics
Electrical Specifications
Environmental Specifications
Summary of the HP BIOS
Overview
Overview of Address Space
I/O Addresses Used by the System
System Memory Map