Intel D915PSY Simplified Chinese D915PGN Product Guide - Page 81

BIOS Setup, Default default, Auto default, default, 0 default, default - manual

Page 81 highlights

Փ⫼ BIOS Setup 㸼 26. Chipset Configuration ࡳ㛑 䗝乍 䇈ᯢ Burn-In Mode • Default (default I/O • -2.0% • -1.0% • +1.0% • +2.0% • +3.0% Extended Configuration • +4.0% • Default (default • User Defined Chipset Memory Timing Control ᮴䗝乍 SDRAM Frequency ˄SDRAM 乥⥛˅ • Auto (default • 266 MHz • 333 MHz SDRAM Timing Control ˄SDRAM • 400 MHz • Auto (default Auto • Manual - Aggressive Manual - Aggressive • Manual - User Defined Manual - User Defined SDRAM CPC Override ˄CPC • Auto (default • Enabled Disabled˄⽕⫼˅ ᣝᯊ䩳ˋ1n DRAM SDRAM RAS Act.To Pre SDRAM RAS ⌏ࡼ˅ SDRAM CAS# Latency ˄SDRAM CAS • 8 (default)˄8 7 tRAS •6 •5 • 2.0 • 2.5 CL ϔ㟈DŽ • 3.0 (default)˄3.0ˈ咬䅸˅ SDRAM RAS# to CAS# Delay˄SDRAM RAS# ࠄ CAS# ᓊ䖳˅ SDRAM RAS# Precharge˄SDRAM RAS •4 • 3 (default)˄3 2 •4 • 3 (default)˄3 2 tRCD ϔ㟈DŽ 81

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103

Փ⫼
BIOS Setup
˄
˅⿟ᑣ
81
26.
Chipset Configuration
˄㢃⠛㒘
˅ᄤ㦰
˄㓁˅
䇈ᯢ
Burn-In Mode
˄䭓ᯊ䯈ᓔᴎ῵ᓣ˅
Default (default)
˄
ˈ咬
˅
-2.0%
-1.0%
+1.0%
+2.0%
+3.0%
+4.0%
ᬍবЏᴎ੠
I/O
DŽ
Extended Configuration
˄
˅
Default (default)
˄
ˈ咬
˅
User Defined
˄⫼᠋ᅮН˅
Ўᠽሩ䜡㕂䗝乍䗝ᢽ咬䅸䆒㕂៪⫼᠋ᅮН䆒㕂ؐDŽ
Chipset Memory Timing
Control
˄㢃⠛㒘
ݙ
䅵ᯊ᥻
˅ࠊ
᮴䗝乍
SDRAM Frequency
˄
SDRAM
˅
Auto (default)
˄
ˈ咬
˅
266 MHz
333 MHz
400 MHz
ܕ
䆌Ӭ
ܜ
Փ⫼Ẕ⌟
ݙ
ᄬ乥⥛ؐDŽ
SDRAM Timing Control
˄
SDRAM
ᅮᯊ᥻
˅ࠊ
Auto (default)
˄
ˈ咬
˅
Manual – Aggressive
˄᠟ࡼ
ϹḐ˅
Manual – User Defined
˄᠟ࡼ
⫼᠋ᅮН˅
Auto
˄
ܕ˅
䆌ḍ᥂Ẕ⌟
ݙ
ᄬᇍᅮᯊ䆒㕂㓪
⿟᥻
DŽ
Manual – Aggressive
˄᠟ࡼ
ϹḐ˅䞛⫼⫼᠋ᅮ
Нⱘ᳔ϹḐⱘᅮᯊ䆒㕂DŽ
Manual – User Defined
˄᠟ࡼ
⫼᠋ᅮН˅
ܕ
᠟ࡼ䆒㕂Ӭ
ܜ
ѢẔ⌟
SDRAM
䆒㕂ؐ㗠⫳ᬜDŽ
CPC Override
˄
CPC
Ӭ
˅ܜ
Auto (default)
˄
ˈ咬
˅
Enabled
˄ਃ⫼˅
Disabled
˄
˅
ᣝᯊ䩳ˋ
1n
㾘߭῵ᓣ᥻
ੑҸDŽਃ⫼ᯊˈ
ܕ
DRAM
఼೼ϸϾ䖲㓁ⱘ݅⫼ᯊ䩳Ϟᇱ䆩ᠻ㸠
㢃⠛䗝ᢽ⹂䅸DŽ
SDRAM RAS Act.To
Pre.
˄៾㟇᳈ᬍࠡ
SDRAM RAS
˅
8 (default)
˄
8
ˈ
˅
7
6
5
䗝ᢽҢ䇏প
᳈ᬍࠡⱘᯊ䯈䭓ᑺDŽᇍᑨѢ
tRAS
ˈ
ऩԡЎ
ߚ
䩳DŽ
SDRAM CAS# Latency
˄
SDRAM CAS#
ᓊ䖳
ᯊ䯈˅
2.0
2.5
3.0 (default)
˄
3.0
ˈ
˅
䗝ᢽᇏഔ
ݙ
ᄬЁⱘϔ߫᠔䳔ⱘᯊ䩳਼ᳳ᭄DŽ
Ϣ
CL
ϔ㟈DŽ
SDRAM RAS# to CAS#
Delay
˄
SDRAM RAS#
CAS#
ᓊ䖳˅
4
3 (default)
˄
3
ˈ
˅
2
䗝ᢽᇏഔϔ߫Ϣᇏഔϔ㸠П䯈ⱘᯊ䩳਼ᳳ᭄DŽ
Ϣ
tRCD
ϔ㟈DŽ
SDRAM RAS#
Precharge
˄
SDRAM
RAS#
乘฿
˅ܙ
4
3 (default)
˄
3
ˈ
˅
2
䗝ᢽᄬপᮄ㸠Пࠡ᠔䳔ⱘᯊ䯈䭓ᑺDŽ