Lenovo ThinkPad 770 Technical Reference Manual for the ThinkPad 770 - Page 24

Description, Microprocessor, Cache Memory Operation, cache line

Page 24 highlights

Description This section describes the microprocessor, connectors, memory subsystems, and miscellaneous system functions and ports for the ThinkPad computers. Microprocessor The ThinkPad 770 uses the Intel Pentium® 200 or 233 MHz processor with the MMX™ technology. The Processor has a 32-bit address bus and a 64-bit data bus. It is software-compatible with all previous microprocessors. The Processor has an internal, split data and instruction, 32KB write-back cache. It includes pipelined math coprocessor functions and superscalar architecture (two execution units). Cache Memory Operation In addition to the 32 KB of internal Level 1 (L1) cache memory in the microprocessor, the system board of the ThinkPad 770 computer contains an additional 256 KB of external Level 2 (L2) cache memory. The cache memory in the Intel Pentium microprocessor and the L2 external cache memory enable the microprocessor to read instructions and data much faster than if the microprocessor had to access system memory. When an instruction is first used or data is first read or written, it is transferred to the cache memory from main memory. This enables future accesses to the instructions or data to occur much faster. The cache is disabled and empty when the microprocessor comes out of the reset state. The cache is tested and enabled during the power-on self-test (POST). The cache memory in the Intel Pentium microprocessor is loaded from system memory in 32-byte increments, each referred to as a cache line. A cache line is aligned on a paragraph boundary. A reference to any byte contained in a cache line results in the entire line being read into the cache memory (if the data was not already in the cache). When the microprocessor gives up control of the system bus, the cache memory enters "snoop" mode and monitors all write 2-2 System Board

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148

Description
This section describes the microprocessor, connectors, memory
subsystems, and miscellaneous system functions and ports for the
ThinkPad computers.
Microprocessor
The ThinkPad 770 uses the Intel Pentium
200 or 233 MHz
processor with the MMX
technology.
The Processor has a 32-bit address bus and a 64-bit data bus.
It is
software-compatible with all previous microprocessors.
The
Processor has an internal, split data and instruction, 32KB write-back
cache.
It includes pipelined math coprocessor functions and
superscalar architecture (two execution units).
Cache Memory Operation
In addition to the 32 KB of internal Level 1 (L1) cache memory in the
microprocessor, the system board of the ThinkPad 770 computer
contains an additional 256 KB of external Level 2 (L2) cache
memory.
The cache memory in the Intel Pentium microprocessor and the L2
external cache memory enable the microprocessor to read
instructions and data much faster than if the microprocessor had to
access system memory.
When an instruction is first used or data is
first read or written, it is transferred to the cache memory from main
memory.
This enables future accesses to the instructions or data to
occur much faster.
The cache is disabled and empty when the microprocessor comes
out of the reset state.
The cache is tested and enabled during the
power-on self-test (POST).
The cache memory in the Intel Pentium microprocessor is loaded
from system memory in 32-byte increments, each referred to as a
cache line
.
A cache line is aligned on a paragraph boundary.
A
reference to any byte contained in a cache line results in the entire
line being read into the cache memory (if the data was not already in
the cache).
When the microprocessor gives up control of the system
bus, the cache memory enters “snoop” mode and monitors all write
2-2
System Board