Sharp LC-15B9U-S Service Manual - Page 36

ADC Dch VRT terminal 0.1μF capacitor connected

Get Sharp LC-15B9U-S - 15inch LCD TV PDF manuals and user guides View all Sharp LC-15B9U-S manuals
Add to My Manuals
Save this manual to your list of manuals

Page 36 highlights

LC-13B8U-S LC-15B8U-S LC-15B9U-SM 2-2. Pin Functions Pin No. Pin name 1 DVDD33 2 PXD24 3 PXD25 4 PXD26 5 PXD27 6 VDIN 7 HDIN/FBIN 8 DVDD33 9 DGND 10 VRPD 11 VROD 12 VRMD 13 VIND 14 AVDDD2 15 AVSSD2 16 AVDDD1 17 AVSSD1 18 VRPC 19 VROD 20 VRMC 21 VINC 22 AVDDC2 23 AVSSC2 24 AVDDC1 25 AVSSC1 26 DVDD 27 DVSS 28 VRPB 29 VROD 30 VRMB 31 VIN1B 32 AVDDB2 33 VIN2B 34 AVSSB2 35 AVDDB1 36 AVSSB1 37 VRPA 38 VROD 39 VRMA 40 VIN1A 41 AVDDA2 42 VIN2A 43 AVSSA2 44 VIN3A 45 AVDDA1 46 AVSSA1 47 SVSS 48 DVDD33 49 DGND 50 RESET 51 QOECTL 52 HDIN2 53 VDIN2 54 DVDD33 55 DGND 56 DVDD 18 57 MPWEH Function Digital 3.3V power Pixel data signal (C) input/output Pixel data signal (C) input/output Pixel data signal (C) input/output Pixel data signal (C) input/output Vertical sync signal input/output Horizontal sync signal input/output/FB (SCART) signal input Digital 3.3V power Digital GND ADC (Dch) VRT terminal (0.1µF capacitor connected) ADC (Dch) VRM terminal (0.1µF capacitor connected) ADC (Dch) VRB terminal (0.1µF capacitor connected) ADC (Dch) analog input 1 (CVBS) ADC analog 3.3V power ADC analog GND ADC analog 3.3V power ADC analog GND ADC (Cch) VRT terminal (0.1µF capacitor connected) ADC (Cch) VRM terminal (0.1µF capacitor connected) ADC (Cch) VRB terminal (0.1µF capacitor connected) ADC (Cch) analog input 1 (COMP-Pr/R) ADC analog 3.3V power ADC analog GND ADC analog 3.3V power ADC analog GND ADC digital 3.3V power ADC digital GND ADC (Bch) VRT terminal (0.1µF capacitor connected) ADC (Bch) VRM terminal (0.1µF capacitor connected) ADC (Bch) VRB terminal (0.1µF capacitor connected) ADC (Bch) analog input 1 (YC-C) ADC analog 3.3V power ADC (Bch) analog input 2 (COMP-Pb/B) ADC analog GND ADC digital 3.3V power ADC digital GND ADC (Ach) VRT terminal (0.1µF capacitor connected) ADC (Ach) VRM terminal (0.1µF capacitor connected) ADC (Ach) VRB terminal (0.1µF capacitor connected) ADC (Ach) analog input 1 (CVBS1) ADC analog 3.3V power ADC (Ach) analog input 2 (YC-Y) ADC analog GND ADC (Ach) analog input 3 (COM-Y/G) ADC analog 3.3V power ADC analog GND Analog guard ring GND Digital 3.3V power Digital GND Reset signal input Try state control for panel output line control signal '0': Normal output, '1': High impedance Line 2's HD input Line 2's VD input Digital 3.3V power Digital GND Digital 1.8V power MPSEL0='1' setting (parallel bus): Write enable upper (negative polarity) MPSEL0='0' setting (4-line serial bus) MST: Serial clock input 36 Pin status Pull-up when not used Pull-up when not used Pull-up when not used Pull-up when not used Pull-up when not used Pull-up when not used Pull-up when not used Pull-up when not used Pull-up when not used

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
36
LC-13B8U-S
LC-15B8U-S
LC-15B9U-SM
2-2. Pin Functions
Pin No.
Pin name
Function
Pin status
1
DVDD33
Digital 3.3V power
2
PXD24
Pixel data signal (C) input/output
Pull-up when not used
3
PXD25
Pixel data signal (C) input/output
Pull-up when not used
4
PXD26
Pixel data signal (C) input/output
Pull-up when not used
5
PXD27
Pixel data signal (C) input/output
Pull-up when not used
6
VDIN
Vertical sync signal input/output
Pull-up when not used
7
HDIN/FBIN
Horizontal sync signal input/output/FB (SCART) signal input
Pull-up when not used
8
DVDD33
Digital 3.3V power
9
DGND
Digital GND
10
VRPD
ADC (Dch) VRT terminal (0.1μF capacitor connected)
11
VROD
ADC (Dch) VRM terminal (0.1μF capacitor connected)
12
VRMD
ADC (Dch) VRB terminal (0.1μF capacitor connected)
13
VIND
ADC (Dch) analog input 1 (CVBS)
14
AVDDD2
ADC analog 3.3V power
15
AVSSD2
ADC analog GND
16
AVDDD1
ADC analog 3.3V power
17
AVSSD1
ADC analog GND
18
VRPC
ADC (Cch) VRT terminal (0.1μF capacitor connected)
19
VROD
ADC (Cch) VRM terminal (0.1μF capacitor connected)
20
VRMC
ADC (Cch) VRB terminal (0.1μF capacitor connected)
21
VINC
ADC (Cch) analog input 1 (COMP-Pr/R)
22
AVDDC2
ADC analog 3.3V power
23
AVSSC2
ADC analog GND
24
AVDDC1
ADC analog 3.3V power
25
AVSSC1
ADC analog GND
26
DVDD
ADC digital 3.3V power
27
DVSS
ADC digital GND
28
VRPB
ADC (Bch) VRT terminal (0.1μF capacitor connected)
29
VROD
ADC (Bch) VRM terminal (0.1μF capacitor connected)
30
VRMB
ADC (Bch) VRB terminal (0.1μF capacitor connected)
31
VIN1B
ADC (Bch) analog input 1 (YC-C)
32
AVDDB2
ADC analog 3.3V power
33
VIN2B
ADC (Bch) analog input 2 (COMP-Pb/B)
34
AVSSB2
ADC analog GND
35
AVDDB1
ADC digital 3.3V power
36
AVSSB1
ADC digital GND
37
VRPA
ADC (Ach) VRT terminal (0.1μF capacitor connected)
38
VROD
ADC (Ach) VRM terminal (0.1μF capacitor connected)
39
VRMA
ADC (Ach) VRB terminal (0.1μF capacitor connected)
40
VIN1A
ADC (Ach) analog input 1 (CVBS1)
41
AVDDA2
ADC analog 3.3V power
42
VIN2A
ADC (Ach) analog input 2 (YC-Y)
43
AVSSA2
ADC analog GND
44
VIN3A
ADC (Ach) analog input 3 (COM-Y/G)
45
AVDDA1
ADC analog 3.3V power
46
AVSSA1
ADC analog GND
47
SVSS
Analog guard ring GND
48
DVDD33
Digital 3.3V power
49
DGND
Digital GND
50
RESET
Reset signal input
51
QOECTL
Try state control for panel output line control signal
'0': Normal output, '1': High impedance
52
HDIN2
Line 2's HD input
Pull-up when not used
53
VDIN2
Line 2's VD input
Pull-up when not used
54
DVDD33
Digital 3.3V power
55
DGND
Digital GND
56
DVDD 18
Digital 1.8V power
57
MPWEH
MPSEL0='1' setting (parallel bus): Write enable upper (negative polarity)
Pull-up when not used
MPSEL0='0' setting (4-line serial bus) MST: Serial clock input