Via EPIA-ML8000AG User Manual - Page 44

CPU to PCI POST Write, Select Display Device, Panel Type, CPU Direct Access FB

Page 44 highlights

Chapter 3 CPU to PCI POST Write When Enabled, CPU can write up to four words of data to the PCI write buffer before CPU must wait for PCI bus cycle to finish. If Disabled, CPU must wait after each write cycle until PCI bus signals that it is ready to receive more data. Settings: Enabled and Disabled Select Display Device This setting refers to the type of display being used with the system. Settings: CRT, LCD, CRT + LCD, DVI and CRT + DVI Panel Type This setting refers to the native resolution of the display being used with the system. Settings: 1600x1200, 1400.1050, 1280,1024, 1280x768,1024x768, 800x600 and 640x480 CPU Direct Access FB Enable the CPU to directly access the frame buffer. Settings: Enabled and Disabled 3-12

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70

Chapter 3
3-12
CPU to PCI POST Write
When
Enabled
, CPU can write up to four words of data to the PCI write
buffer before CPU must wait for PCI bus cycle to finish. If
Disabled
, CPU
must wait after each write cycle until PCI bus signals that it is ready to
receive more data. Settings:
Enabled
and
Disabled
Select Display Device
This setting refers to the type of display being used with the system.
Settings:
CRT, LCD, CRT + LCD, DVI
and
CRT + DVI
Panel Type
This setting refers to the native resolution of the display being used with the
system. Settings:
1600x1200, 1400.1050, 1280,1024, 1280x768,1024x768, 800x600
and
640x480
CPU Direct Access FB
Enable the CPU to directly access the frame buffer. Settings:
Enabled
and
Disabled