ASRock B560M-HDV-A R2.0 User Manual - Page 59

ASRock Second Timing Optimization

Get ASRock B560M-HDV-A R2.0 PDF manuals and user guides View all ASRock B560M-HDV-A R2.0 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 59 highlights

B560M-HDV-A R2.0 ODT PARK (B1) Configure the memory on die termination resistors' PARK for channel B1. COMP Setting Dll Bandwidth 0 Configure Dll Bandwidth 0 (1067 MHz) to maximize the performance of intergrated memory controller. Dll Bandwidth 1 Configure Dll Bandwidth 1 (1333 MHz) to maximize the performance of intergrated memory controller. Dll Bandwidth 2 Configure Dll Bandwidth 2 (1600 MHz) to maximize the performance of intergrated memory controller. Dll Bandwidth 3 Configure Dll Bandwidth 3 (1867 MHz) to maximize the performance of intergrated memory controller. Advanced Setting ASRock Timing Optimization Configure the fast path through the MRC. ASRock Second Timing Optimization Configure the second fast path through the MRC. Memory Training Mode Configure the Training Memory Mode. Realtime Memory Timing Configure the realtime memory timings. [Enabled] The system will allow performing realtime memory timing changes after MRC_DONE. Reset for MRC Failed Reset system after MRC training is failed. 53 English

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
53
English
B560M-HDV-A R2.0
ODT PARK (B1)
Configure the memory on die termination resistors' PARK for channel B1.
COMP Setting
Dll Bandwidth 0
Configure Dll Bandwidth 0 (1067 MHz) to maximize the performance of
intergrated memory controller.
Dll Bandwidth 1
Configure Dll Bandwidth 1 (1333 MHz) to maximize the performance of intergrated
memory controller.
Dll Bandwidth 2
Configure Dll Bandwidth 2 (1600 MHz) to maximize the performance of
intergrated memory controller.
Dll Bandwidth 3
Configure Dll Bandwidth 3 (1867 MHz) to maximize the performance of intergrated
memory controller.
Advanced Setting
ASRock Timing Optimization
Configure the fast path through the MRC.
ASRock Second Timing Optimization
Configure the second fast path through the MRC.
Memory Training Mode
Configure the Training Memory Mode.
Realtime Memory Timing
Configure the realtime memory timings.
[Enabled] °e system will allow performing realtime memory timing changes aſter
MRC_DONE.
Reset for MRC Failed
Reset system aſter MRC training is failed.