ASRock B560M-ITX/ac User Manual - Page 63

PLL Voltage Configuration, DRAM Activating Power Supply

Get ASRock B560M-ITX/ac PDF manuals and user guides View all ASRock B560M-ITX/ac manuals
Add to My Manuals
Save this manual to your list of manuals

Page 63 highlights

Configure the voltage for the VCCIN AUX. DRAM Activating Power Supply Configure the voltage for the DRAM Activating Power Supply. PLL Voltage Configuration CPU Internal PLL Voltage Default is 0.900V. Each step is 0.0175V. Adding 9~15 steps will help CPU PLL to lock internal clock during High frequency under Ln2 cooling. For Example: 1.0575V ~ 1.1625V will be proper value. But the voltage level will be different on each processor. User has to find the best value for your own processor. VCCPLL Voltage must be at least 150mV higher than the target PLL voltage, or your system will hang. GT PLL Voltage Default is 0.900V. Each step is 0.0175V. Adding 9~15 steps will help CPU PLL to lock internal clock during High frequency under Ln2 cooling. For Example: 1.0575V ~ 1.1625V will be proper value. But the voltage level will be different on each processor. User has to find the best value for your own processor. VCCPLL Voltage must be at least 150mV higher than the target PLL voltage, or your system will hang. Ring PLL Voltage Default is 0.900V. Each step is 0.0175V. Adding 9~15 steps will help CPU PLL to lock internal clock during High frequency under Ln2 cooling. For Example: 1.0575V ~ 1.1625V will be proper value. But the voltage level will be different on each processor. User has to find the best value for your own processor. VCCPLL Voltage must be at least 150mV higher than the target PLL voltage, or your system will hang. System Agent PLL Voltage Default is 0.900V. Each step is 0.0175V. Adding 9~15 steps will help CPU PLL to lock internal clock during High frequency under Ln2 cooling. For Example: 1.0575V ~ 1.1625V will be proper value. But the voltage level will be different on each processor. User has to find the best value for your own processor. VCCPLL Voltage must be at least 150mV higher than the target PLL voltage, or your system will hang. Memory Controller PLL Voltage Default is 0.900V. Each step is 0.0175V. Adding 9~15 steps will help CPU PLL to lock internal clock during High frequency under Ln2 cooling. For Example: 1.0575V ~ 1.1625V will be proper value. But the voltage level will be different on each processor. User has to find the best value for your own processor. VCCPLL Voltage must be at least 150mV higher than the target PLL voltage, or your system will hang. 56 English

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
56
English
Configure the voltage for the VCCIN AUX.
DRAM Activating Power Supply
Configure the voltage for the DRAM Activating Power Supply.
PLL Voltage Configuration
CPU Internal PLL Voltage
Default is 0.900V. Each step is 0.0175V. Adding 9~15 steps will help CPU PLL to
lock internal clock during High frequency under Ln2 cooling. For Example: 1.0575V
~ 1.1625V will be proper value. But the voltage level will be different on each
processor. User has to find the best value for your own processor. VCCPLL Voltage
must be at least 150mV higher than the target PLL voltage, or your system will hang.
GT PLL Voltage
Default is 0.900V. Each step is 0.0175V. Adding 9~15 steps will help CPU PLL to
lock internal clock during High frequency under Ln2 cooling. For Example: 1.0575V
~ 1.1625V will be proper value. But the voltage level will be different on each
processor. User has to find the best value for your own processor. VCCPLL Voltage
must be at least 150mV higher than the target PLL voltage, or your system will hang.
Ring PLL Voltage
Default is 0.900V. Each step is 0.0175V. Adding 9~15 steps will help CPU PLL to
lock internal clock during High frequency under Ln2 cooling. For Example: 1.0575V
~ 1.1625V will be proper value. But the voltage level will be different on each
processor. User has to find the best value for your own processor. VCCPLL Voltage
must be at least 150mV higher than the target PLL voltage, or your system will hang.
System Agent PLL Voltage
Default is 0.900V. Each step is 0.0175V. Adding 9~15 steps will help CPU PLL to
lock internal clock during High frequency under Ln2 cooling. For Example: 1.0575V
~ 1.1625V will be proper value. But the voltage level will be different on each
processor. User has to find the best value for your own processor. VCCPLL Voltage
must be at least 150mV higher than the target PLL voltage, or your system will hang.
Memory Controller PLL Voltage
Default is 0.900V. Each step is 0.0175V. Adding 9~15 steps will help CPU PLL to
lock internal clock during High frequency under Ln2 cooling. For Example: 1.0575V
~ 1.1625V will be proper value. But the voltage level will be different on each
processor. User has to find the best value for your own processor. VCCPLL Voltage
must be at least 150mV higher than the target PLL voltage, or your system will hang.