ASRock Fatal1ty H270M Performance User Manual - Page 61
Write to Read Delay tWTR_S
View all ASRock Fatal1ty H270M Performance manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 61 highlights
Fatal1ty H270M Performance Series The number of clocks between two rows activated in different banks of the same rank. RAS to RAS Delay (tRRD_S) The number of clocks between two rows activated in different banks of the same rank. Write to Read Delay (tWTR_L) The number of clocks between the last valid write operation and the next read command to the same internal bank. Write to Read Delay (tWTR_S) The number of clocks between the last valid write operation and the next read command to the same internal bank. Read to Precharge (tRTP) The number of clocks that are inserted between a read command to a row precharge command to the same rank. Four Activate Window (tFAW) The time window in which four activates are allowed the same rank. CAS Write Latency (tCWL) Configure CAS Write Latency. Third Timing tREFI Configure refresh cycles at an average periodic interval. tCKE Configure the period of time the DDR4 initiates a minimum of one refresh command internally once it enters Self-Refresh mode. tRDRD_sg Configure between module read to read delay. tRDRD_dg Configure between module read to read delay. tRDRD_dr 53 English