ASRock Fatal1ty Z370 Gaming-ITX/ac User Manual - Page 66

Odt Park Ch B, Odt Nom Ch

Get ASRock Fatal1ty Z370 Gaming-ITX/ac PDF manuals and user guides View all ASRock Fatal1ty Z370 Gaming-ITX/ac manuals
Add to My Manuals
Save this manual to your list of manuals

Page 66 highlights

RFR Delay (CH B) Configure RFR Delay for Channel B. Advanced Setting ODT WR (CH A) Configure the memory on die termination resistors' WR for channel A. ODT WR (CH B) Configure the memory on die termination resistors' WR for channel B. ODT PARK (CH A) Configure the memory on die termination resistors' PARK for channel A. ODT PARK (CH B) Configure the memory on die termination resistors' PARK for channel B. ODT NOM (CH A) Use this to change ODT (CH A) Auto/Manual settings. The default is [Auto]. ODT NOM (CH B) Use this to change ODT (CH B) Auto/Manual settings. The default is [Auto]. Dll Bandwidth 0 Configure Dll Bandwidth 0 (1067 MHz) to maximize the performance of intergrated memory controller. Dll Bandwidth 1 Configure Dll Bandwidth 1 (1333 MHz) to maximize the performance of intergrated memory controller. Dll Bandwidth 2 Configure Dll Bandwidth 2 (1600 MHz) to maximize the performance of intergrated memory controller. Dll Bandwidth 3 Configure Dll Bandwidth 3 (1867 MHz) to maximize the performance of intergrated memory controller. Command Tristate Enable or disable Command Tristate support. 56 English

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
56
English
RFR Delay (CH B)
Configure RFR Delay for Channel B.
Advanced Setting
ODT WR (CH A)
Configure the memory on die termination resistors' WR for channel A.
ODT WR (CH B)
Configure the memory on die termination resistors' WR for channel B.
ODT PARK (CH A)
Configure the memory on die termination resistors' PARK for channel A.
ODT PARK (CH B)
Configure the memory on die termination resistors' PARK for channel B.
ODT NOM (CH A)
Use this to change ODT (CH A) Auto/Manual settings. °e default is [Auto].
ODT NOM (CH B)
Use this to change ODT (CH B) Auto/Manual settings. °e default is [Auto].
Dll Bandwidth 0
Configure Dll Bandwidth 0 (1067 MHz) to maximize the performance of
intergrated memory controller.
Dll Bandwidth 1
Configure Dll Bandwidth 1 (1333 MHz) to maximize the performance of intergrated
memory controller.
Dll Bandwidth 2
Configure Dll Bandwidth 2 (1600 MHz) to maximize the performance of
intergrated memory controller.
Dll Bandwidth 3
Configure Dll Bandwidth 3 (1867 MHz) to maximize the performance of intergrated
memory controller.
Command Tristate
Enable or disable Command Tristate support.