ASRock H410M-HDVP User Manual - Page 56
Realtime Memory Timing, ASRock Timing Optimization
View all ASRock H410M-HDVP manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 56 highlights
H410M-HDVP H410M-HDVP2 ODT NOM (B1) Use this to change ODT (CH B1) Auto/Manual settings. The default is [Auto]. ODT PARK (A1) Configure the memory on die termination resistors' PARK for channel A1. ODT PARK (B1) Configure the memory on die termination resistors' PARK for channel B1. COMP Setting Dll Bandwidth 0 Configure Dll Bandwidth 0 (1067 MHz) to maximize the performance of intergrated memory controller. Dll Bandwidth 1 Configure Dll Bandwidth 1 (1333 MHz) to maximize the performance of intergrated memory controller. Dll Bandwidth 2 Configure Dll Bandwidth 2 (1600 MHz) to maximize the performance of intergrated memory controller. Dll Bandwidth 3 Configure Dll Bandwidth 3 (1867 MHz) to maximize the performance of intergrated memory controller. Advanced Setting ASRock Timing Optimization Configure the fast path through the MRC. Realtime Memory Timing Configure the realtime memory timings. [Enabled] The system will allow performing realtime memory timing changes after MRC_DONE. Command Tristate Configure the Command Tristate Support. 51 English