ASRock H610M-ITX/eDP User Manual - Page 63
MRC Training on Warm Boot, CPU Core/Cache Load-Line Calibration
View all ASRock H610M-ITX/eDP manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 63 highlights
H610M-ITX/eDP Configure the memory on die termination resistors' PARK for channel B1. Advanced Setting ASRock Timing Optimization Configure the fast path through the MRC. ASRock Second Timing Optimization Configure the second fast path through the MRC. MRC Training Respond Time Try Slowest MRC Training. Realtime Memory Timing Configure the realtime memory timings. [Enabled] The system will allow performing realtime memory timing changes after MRC_DONE. Reset for MRC Failed Reset system after MRC training is failed. MRC Training on Warm Boot When enabled, memory training will be executed when warm boot. MRC Fast Boot Enable Memory Fast Boot to skip DRAM memory training for booting faster. Voltage Configuration Voltage Mode [OC]: Larger range voltage for overclocking. [STABLE]: Smaller range voltage for stable system. CPU Core/Cache Voltage Input voltage for the processor by the external voltage regulator. CPU Core/Cache Load-Line Calibration CPU Core/Cache Load-Line Calibration helps prevent CPU Core/Cache voltage droop when the system is under heavy loading. VID Step 55 English