ASRock X299 Killer SLI/ac User Manual - Page 68

CPU2/SRC1 Slew Rate, CPU PLL ORT

Page 68 highlights

CPU BCLK Amplitude Configure the BCLK Amplitude for ClockGen. SRC BCLK Amplitude Configure the BCLK Amplitude for SRC. SATA BCLK Amplitude Configure the BCLK Amplitude for SATA. CPU1 Slew Rate Configure the CPU Slew Rate. Adjust the BCLK signal by defining the maximum change rate of the output voltage. Higher value will result in a shorter signal rising time. CPU2/SRC1 Slew Rate Configure the CPU2/SRC1 Slew Rate. Adjust the BCLK signal by defining the maximum change rate of the output voltage. Higher value will result in a shorter signal rising time. SRCO Slew Rate Configure the SRCO Slew Rate. Adjust the BCLK signal by defining the maximum change rate of the output voltage. Higher value will result in a shorter signal rising time. SATA Slew Rate Configure the SRCO Slew Rate. Adjust the BCLK signal by defining the maximum change rate of the output voltage. Higher value will result in a shorter signal rising time. CPU PLL ORT Configure the CPU PLL ORT. Overshoot Reduction Technology improves the BCLK signal to decrease overshoot/undershoot. PCIE PLL ORT Configure the PCIE PLL ORT. Overshoot Reduction Technology improves the BCLK signal to decrease overshoot/undershoot. CPU Output Divider Configure the CPU output divider. SRC Output Divider Configure the SRC output divider. 62 English

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102

English
62
CPU BCLK Amplitude
Configure the BCLK Amplitude for ClockGen.
SRC BCLK Amplitude
Configure the BCLK Amplitude for SRC.
SATA BCLK Amplitude
Configure the BCLK Amplitude for SATA.
CPU1 Slew Rate
Configure the CPU Slew Rate. Adjust the BCLK signal by defining the maximum
change rate of the output voltage. Higher value will result in a shorter signal rising
time.
CPU2/SRC1 Slew Rate
Configure the CPU2/SRC1 Slew Rate. Adjust the BCLK signal by defining the
maximum change rate of the output voltage. Higher value will result in a shorter
signal rising time.
SRCO Slew Rate
Configure the SRCO Slew Rate. Adjust the BCLK signal by defining the maximum
change rate of the output voltage. Higher value will result in a shorter signal rising
time.
SATA Slew Rate
Configure the SRCO Slew Rate. Adjust the BCLK signal by defining the maximum
change rate of the output voltage. Higher value will result in a shorter signal rising
time.
CPU PLL ORT
Configure the CPU PLL ORT. Overshoot Reduction Technology improves the
BCLK signal to decrease overshoot/undershoot.
PCIE PLL ORT
Configure the PCIE PLL ORT.
Overshoot Reduction Technology improves the
BCLK signal to decrease overshoot/undershoot.
CPU Output Divider
Configure the CPU output divider.
SRC Output Divider
Configure the SRC output divider.