ASRock X58 SuperComputer User Manual - Page 59

TDP Limit value, Intel R C-STATE tech., C State package limit setting

Page 59 highlights

TDP Limit value Program the TDP (power) limit for Turbo Mode so that the processor does not throttle at peak performance conditions. Intel (R) C-STATE tech. Intel (R) C-STATE tech. is achieved by making the power and thermal control unit part of the core logic and not part of the chipset as before. Migration of the power and thermal management flow into the processor allows us to use a hardware coordination mechanism in which each core can request any C-state it wishes, thus allowing for individual core savings to be maximized. The CPU C-state is determined and entered based on the lowest common denominator of both cores' requests, portraying a single CPU entity to the chipset power management hardware and flows. Thus, software can manage each core independently, while the actual power management adheres to the platform and CPU shared resource restrictions. C State package limit setting Selected option will program into C State package limit register. This item appears only when you set the item Intel (R) C-STATE tech. to [Enabled]. Configuration options: [Auto], [C1], [C3] and [C6]. The default value is [Auto]. - 59

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74

59
59
59
59
59
-
TDP Limit value
Program the TDP (power) limit for Turbo Mode so that the processor does not
throttle at peak performance conditions.
Intel (R) C-STATE tech.
Intel (R) C-STATE tech. is achieved by making the power and thermal control
unit part of the core logic and not part of the chipset as before. Migration of the
power and thermal management flow into the processor allows us to use a
hardware coordination mechanism in which each core can request any C-state
it wishes, thus allowing for individual core savings to be maximized. The CPU
C-state is determined and entered based on the lowest common denominator
of both cores’ requests, portraying a single CPU entity to the chipset power
management hardware and flows. Thus, software can manage each core
independently, while the actual power management adheres to the platform
and CPU shared resource restrictions.
C State package limit setting
Selected option will program into C State package limit register. This item
appears only when you set the item Intel (R) C-STATE tech. to [Enabled].
Configuration options: [Auto], [C1], [C3] and [C6]. The default value is [Auto].