ASRock X99E-ITX/ac User Manual - Page 60

Four Activate Window tFAW, CAS Write Latency tCWL, Third Timing, tREFI, tCCCD, tCCCD_L, tCCCD_WR_L,

Page 60 highlights

X99E-ITX/ac Four Activate Window (tFAW) The time window in which four activates are allowed the same rank. CAS Write Latency (tCWL) Configure CAS Write Latency. Third Timing tREFI Configure refresh cycles at an average periodic interval. tCKE Configure the period of time the DDR4 initiates a minimum of one refresh command internally once it enters Self-Refresh mode. tCCCD Configure back to back CAS to CAS (i.e. READ to RAED or WRITE to WRITE) from same rank separation parameter. tCCCD_L Configure back to back CAS to CAS (i.e. READ to RAED or WRITE to WRITE) from same rank separation parameter. tCCCD_WR_L Configure back to back CAS to CAS (i.e. READ to RAED or WRITE to WRITE) from same rank separation parameter. tRWSR Configure READ to WRITE same rank dead cycle Back to back READ to WRITE from same rank separation parameter. tRWDD Configure Read to Write different DIMM dead cycle Back to back READ to WRITE from different DIMM separation parameter. tRWDR Configure Read to Write different rank dead cycle Back to back READ to WRITE from different rank separation parameter. tWRDD Configure Write to Read different DIMM dead cycle Back to back READ to WRITE from different DIMM separation parameter. 55 English

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86

55
English
X99E-ITX/ac
Four Activate Window (tFAW)
°e time window in which four activates are allowed the same rank.
CAS Write Latency (tCWL)
Configure CAS Write Latency.
Third Timing
tREFI
Configure refresh cycles at an average periodic interval.
tCKE
Configure the period of time the DDR4 initiates a minimum of one refresh
command internally once it enters Self-Refresh mode.
tCCCD
Configure back to back CAS to CAS (i.e. READ to RAED or WRITE to WRITE)
from same rank separation parameter.
tCCCD_L
Configure back to back CAS to CAS (i.e. READ to RAED or WRITE to WRITE)
from same rank separation parameter.
tCCCD_WR_L
Configure back to back CAS to CAS (i.e. READ to RAED or WRITE to WRITE)
from same rank separation parameter.
tRWSR
Configure READ to WRITE same rank dead cycle Back to back READ to WRITE
from same rank separation parameter.
tRWDD
Configure Read to Write different DIMM dead cycle Back to back READ to WRITE
from different DIMM separation parameter.
tRWDR
Configure Read to Write different rank dead cycle Back to back READ to WRITE
from different rank separation parameter.
tWRDD
Configure Write to Read different DIMM dead cycle Back to back READ to WRITE
from different DIMM separation parameter.