ASRock Z590 Steel Legend User Manual - Page 78

Rx FiF0 Delay Offset, Initial RTL A1 Rank1

Page 78 highlights

tRDWR_dr Configure between module read to write delay. tRDWR_dd Configure between module read to write delay. tWRRD_sg Configure between module write to read delay. tWRRD_dg Configure between module write to read delay. tWRRD_dr Configure between module write to read delay. tWRRD_dd Configure between module write to read delay. tWRWR_sg Configure between module write to write delay. tWRWR_dg Configure between module write to write delay. tWRWR_dr Configure between module write to write delay. tWRWR_dd Configure between module write to write delay. Round Trip Timing Round Trip Timing Optimization Auto is enabled in general case. Rx FiF0 Delay Offset Configure Rx FIF0 Delay Offset. Initial RTL (A1 Rank1) Configure round trip latency initial value. Z590 Steel Legend 71 English

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110

English
71
Z590 Steel Legend
tRDWR_dr
Configure between module read to write delay.
tRDWR_dd
Configure between module read to write delay.
tWRRD_sg
Configure between module write to read delay.
tWRRD_dg
Configure between module write to read delay.
tWRRD_dr
Configure between module write to read delay.
tWRRD_dd
Configure between module write to read delay.
tWRWR_sg
Configure between module write to write delay.
tWRWR_dg
Configure between module write to write delay.
tWRWR_dr
Configure between module write to write delay.
tWRWR_dd
Configure between module write to write delay.
Round Trip Timing
Round Trip Timing Optimization
Auto is enabled in general case.
Rx FiF0 Delay Offset
Configure Rx FIF0 Delay Offset.
Initial RTL (A1 Rank1)
Configure round trip latency initial value.