ASRock Z97M OC Formula User Manual - Page 92

FIVR Switch Frequency Offset

Page 92 highlights

Z97M OC Formula RTL (CHB) Configure round trip latency for channel B. IO-L (CHA) Configure IO latency for channel A. IO-L (CHB) Configure IO latency for channel B. ODT WR (CHA) Configure the memory on die termination resistors' WR for channel A. ODT WR (CHB) Configure the memory on die termination resistors' WR for channel B. ODT NOM (CHA) Use this to change ODT (CHA) Auto/Manual settings. The default is [Auto]. ODT NOM (CHB) Use this to change ODT (CHB) Auto/Manual settings. The default is [Auto]. Command Tri State Enable for DRAM power saving. MRC Fast Boot Enable Memory Fast Boot to skip DRAM memory training for booting faster. DIMM Exit Mode Select Slow Exit to reduce power consumption, or Fast Exit for better performance. FIVR Configuration FIVR Switch Frequency Signature Select whether to boost or lower the FIVR Switch Frequency. FIVR Switch Frequency Offset Configure the percentage of frequency boost or deduction. Vcore Override Voltage Configure the voltage added to the Vcore when the system is under heavy load. 85 English

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120

85
English
Z97M OC Formula
RTL (CHB)
Configure round trip latency for channel B.
IO-L (CHA)
Configure IO latency for channel A.
IO-L (CHB)
Configure IO latency for channel B.
ODT WR (CHA)
Configure the memory on die termination resistors' WR for channel A.
ODT WR (CHB)
Configure the memory on die termination resistors' WR for channel B.
ODT NOM (CHA)
Use this to change ODT (CHA) Auto/Manual settings. °e default is [Auto].
ODT NOM (CHB)
Use this to change ODT (CHB) Auto/Manual settings. °e default is [Auto].
Command Tri State
Enable for DRAM power saving.
MRC Fast Boot
Enable Memory Fast Boot to skip DRAM memory training for booting faster.
DIMM Exit Mode
Select Slow Exit to reduce power consumption, or Fast Exit for better performance.
FIVR Configuration
FIVR Switch Frequency Signature
Select whether to boost or lower the FIVR Switch Frequency.
FIVR Switch Frequency Offset
Configure the percentage of frequency boost or deduction.
Vcore Override Voltage
Configure the voltage added to the Vcore when the system is under heavy load.