Asus CUA CUA User Manual - Page 61

Chip Configuration

Page 61 highlights

4. BIOS SETUP 4.4.1 Chip Configuration 4. BIOS SETUP Chip Configuration (scroll down to see more items, as shown here) SDRAM Configuration [By SPD] This sets the optimal timings for items 2-4, depending on the memory modules that you are using. Default setting is [By SPD], which configures items 2-4 by reading the contents in the SPD (Serial Presence Detect) device. The EEPROM on the memory module stores critical parameter information about the module, such as memory type, size, speed, voltage interface, and module banks. Configuration options: [User Define] [7ns (143MHz)] [8ns (125MHz)] [By SPD] NOTE: To make changes to the following three field, the SDRAM Configuration field must be set to [User Define]. SDRAM CAS Latency (tCL) [2T] This controls the latency between the SDRAM read command and the time that the data actually becomes available. Configuration options: [2T] [3T] SDRAM RAS to CAS Delay (tRCD) [2T] This controls the latency between the SDRAM active command and the read/write command. Configuration options: [2T] [3T] SDRAM RAS Precharge Time (tRP) [2T] This controls the idle clocks after issuing a precharge command to the SDRAM. Configuration options: Test[2T] [3T] SDRAM Cycle Time (tRAS) [6T] This feature controls the number of SDRAM clocks used per access cycle. Configuration options: [7T] [6T] ASUS CUA User's Manual 61

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136

ASUS CUA User’s Manual
61
4. BIOS SETUP
4. BIOS SETUP
SDRAM Configuration [By SPD]
This sets the optimal timings for items 2–4, depending on the memory mod-
ules that you are using. Default setting is [By SPD], which configures items
2–4 by reading the contents in the SPD (Serial Presence Detect) device. The
EEPROM on the memory module stores critical parameter information about
the module, such as memory type, size, speed, voltage interface, and mod-
ule banks. Configuration options: [User Define] [7ns (143MHz)] [8ns
(125MHz)] [By SPD]
NOTE:
To make changes to the following three field, the
SDRAM Con-
figuration
field must be set to [User Define].
SDRAM CAS Latency (tCL) [2T]
This controls the latency between the SDRAM read command and the time
that the data actually becomes available. Configuration options: [2T] [3T]
SDRAM RAS to CAS Delay (tRCD) [2T]
This controls the latency between the SDRAM active command and the
read/write command. Configuration options: [2T] [3T]
SDRAM RAS Precharge Time (tRP) [2T]
This controls the idle clocks after issuing a precharge command to the
SDRAM. Configuration options:
Test
[2T] [3T]
SDRAM Cycle Time (tRAS) [6T]
This feature controls the number of SDRAM clocks used per access cycle.
Configuration options: [7T] [6T]
(scroll down to see more items, as shown here)
4.4.1 Chip Configuration
Chip Configuration