Asus M4A78LT-M LE User Manual - Page 52

CPU Configuration - chipset drivers

Get Asus M4A78LT-M LE PDF manuals and user guides View all Asus M4A78LT-M LE manuals
Add to My Manuals
Save this manual to your list of manuals

Page 52 highlights

2.4.2 CPU Configuration The items in this menu show the CPU-related information that the BIOS automatically detects. GART Error Reporting [Disabled] This option should remain disabled for the normal operation. The driver developer may enable it for testing purpose. Configuration options: [Disabled] [Enabled] Microcode Updation [Enabled] Enables or disables Microcode Updation. Configuration options: [Disabled] [Enabled] Secure Virtual Machine Mode [Disabled] Enables or disables Secure Virtual Machine Mode (SVM). Configuration options: [Disabled] [Enabled] Cool 'n' Quiet [Enabled] Enables or disables the AMD® Cool 'n' Quiet technology. Configuration options: [Enabled] [Disabled] C1E Configuration [Disabled] Enables or disables the CPU Enhanced Halt (C1E) function, a CPU power-saving function in system halt state. When this item is enabled, the CPU core frequency and voltage will be reduced during the system halt state to decrease power consumption. Configuration options: [Disabled] [Enabled] Advanced Clock Calibration [Disabled] Adjusts the processor's overclocking capability. When this item is set to [Auto], the BIOS automatically adjusts this function. When this item is set to [All Cores], the processor has the best overclocking performance. When this item is set to [Per Core], the processor's overclocking capability is enhanced. Configuration options: [Disabled] [Auto] [All Cores] [Per Core] 2.4.3 Chipset NorthBridge Configuration Memory Configuration Bank Interleaving [Auto] Allows you to enable the bank memory interleaving. Configuration options: [Disabled] [Auto] Channel Interleaving [XOR of Address bit] Allows you to enable the channel memory interleaving. Configuration options: [Disabled] [Address bits 6] [Address bits 12] [XOR of Address bits [20:16, 6]] [XOR of Address bits [20:16, 9]] Enable Clock to All DIMMs [Disabled] Enables unused Clocks to DIMMs even though memory slots are not populated. Configuration options: [Disabled] [Enabled] 2-12 E5032_M4A78LT-M LE.indb 12 Chapter 2: BIOS information 9/25/09 2:32:26 PM

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
2-12
Chapter 2: BIOS information
2.4.2
CPU Configuration
The items in this menu show the CPU-related information that the BIOS automatically
detects.
GART Error Reporting [Disabled]
This option should remain disabled for the normal operation. The driver developer may
enable it for testing purpose. Configuration options: [Disabled] [Enabled]
Microcode Updation [Enabled]
Enables or disables Microcode Updation. Configuration options: [Disabled] [Enabled]
Secure Virtual Machine Mode [Disabled]
Enables or disables Secure Virtual Machine Mode (SVM). Configuration options: [Disabled]
[Enabled]
Cool ‘n’ Quiet [Enabled]
Enables or disables the AMD
®
Cool ‘n’ Quiet technology. Configuration options: [Enabled]
[Disabled]
C1E Configuration [Disabled]
Enables or disables the CPU Enhanced Halt (C1E) function, a CPU power-saving function
in system halt state. When this item is enabled, the CPU core frequency and voltage will be
reduced during the system halt state to decrease power consumption.
Configuration options: [Disabled] [Enabled]
Advanced Clock Calibration [Disabled]
Adjusts the processor’s overclocking capability. When this item is set to
[Auto]
, the BIOS
automatically adjusts this function. When this item is set to
[All Cores]
, the processor has
the best overclocking performance. When this item is set to
[Per Core]
, the processor’s
overclocking capability is enhanced. Configuration options: [Disabled] [Auto] [All Cores]
[Per Core]
2.4.3
Chipset
NorthBridge Configuration
Memory Configuration
Bank Interleaving [Auto]
Allows you to enable the bank memory interleaving. Configuration options: [Disabled]
[Auto]
Channel Interleaving [XOR of Address bit]
Allows you to enable the channel memory interleaving.
Configuration options: [Disabled] [Address bits 6] [Address bits 12]
[XOR of Address bits [20:16, 6]] [XOR of Address bits [20:16, 9]]
Enable Clock to All DIMMs [Disabled]
Enables unused Clocks to DIMMs even though memory slots are not populated.
Configuration options: [Disabled] [Enabled]
E5032_M4A78LT-M LE.indb
12
9/25/09
2:32:26 PM