Asus Maximus II Gene User Manual - Page 5

DRAM CLK Skew on Channel A/B 1/2 [Auto] - main

Page 5 highlights

Contents 3.3.8 NB Clock Skew [Auto 3-11 3.3.9 FSB Strap to North Bridge [Auto 3-11 3.3.10 DRAM Frequency [Auto 3-11 3.3.11 DRAM CLK Skew on Channel A/B 1/2 [Auto 3-11 3.3.12 DRAM Timing Control [Auto 3-11 3.3.13 DRAM Static Read Control [Auto 3-13 3.3.14 DRAM Read Training [Auto 3-13 3.3.15 MEM. OC Charger [Auto 3-13 3.3.16 Ai Clock Twister [Auto 3-13 3.3.17 Ai Transaction Booster [Auto 3-13 3.3.18 Load-Line Calibration [Auto 3-14 3.3.19 CPU Differential Amplitude [Auto 3-14 3.3.21 CPU Voltage [Auto 3-14 3.3.22 CPU PLL Voltage [Auto 3-14 3.3.23 FSB Termination Voltage [Auto 3-14 3.3.24 DRAM Voltage [Auto 3-14 3.3.25 Nroth Bridge 1.1 Voltage [Auto 3-14 3.3.26 South Bridge 1.1 Voltage [Auto 3-15 3.3.27 South Bridge 1.5 Voltage [Auto 3-15 3.3.28 CPU GTL Voltage Reference (0/2) [Auto 3-15 3.3.29 CPU GTL Voltage Reference (1/3) [Auto 3-15 3.3.30 NB GTL Reference [Auto 3-15 3.3.31 DDR2 ChA/B Reference Voltage [Auto 3-15 3.3.32 North Bridge DDR Reference [Auto 3-15 3.3.33 Debug Mode [String 3-15 3.3.34 Keyboard TweakIt Control [Disabled 3-15 3.3.35 CPU Spread Spectrum [Auto 3-15 3.3.36 PCIE Spread Spectrum [Auto 3-16 3.4 Main menu 3-17 3.4.1 System Time [xx:xx:xx 3-17 3.4.2 System Date [Day xx/xx/xxxx 3-17 3.4.3 Language [English 3-17 3.4.4 SATA 1-6 3-18 3.4.5 Storage Configuration 3-20 3.4.6 AHCI Configuration 3-21 

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174

v
Contents
3.3.8
NB Clock Skew [Auto]
....................................................
3-11
3.3.9
FSB Strap to North Bridge [Auto]
...................................
3-11
3.3.10
DRAM Frequency [Auto]
................................................
3-11
3.3.11
DRAM CLK Skew on Channel A/B 1/2 [Auto]
................
3-11
3.3.12
DRAM Timing Control [Auto]
..........................................
3-11
3.3.13
DRAM Static Read Control [Auto]
.................................
3-13
3.3.14
DRAM Read Training [Auto]
..........................................
3-13
3.3.15
MEM. OC Charger [Auto]
..............................................
3-13
3.3.16
Ai Clock Twister [Auto]
..................................................
3-13
3.3.17
Ai Transaction Booster [Auto]
.......................................
3-13
3.3.18
Load-Line Calibration [Auto]
.........................................
3-14
3.3.19
CPU Differential Amplitude [Auto]
.................................
3-14
3.3.21
CPU Voltage [Auto]
......................................................
3-14
3.3.22
CPU PLL Voltage [Auto]
................................................
3-14
3.3.23
FSB Termination Voltage [Auto]
....................................
3-14
3.3.24
DRAM Voltage [Auto]
....................................................
3-14
3.3.25
Nroth Bridge 1.1 Voltage [Auto]
....................................
3-14
3.3.26
South Bridge 1.1 Voltage [Auto]
....................................
3-15
3.3.27
South Bridge 1.5 Voltage [Auto]
....................................
3-15
3.3.28
CPU GTL Voltage Reference (0/2) [Auto]
.....................
3-15
3.3.29
CPU GTL Voltage Reference (1/3) [Auto]
.....................
3-15
3.3.30
NB GTL Reference [Auto]
.............................................
3-15
3.3.31
DDR2 ChA/B Reference Voltage [Auto]
........................
3-15
3.3.32
North Bridge DDR Reference [Auto]
.............................
3-15
3.3.33
Debug Mode [String]
.....................................................
3-15
3.3.34
Keyboard TweakIt Control [Disabled]
............................
3-15
3.3.35
CPU Spread Spectrum [Auto]
.......................................
3-15
3.3.36
PCIE Spread Spectrum [Auto]
......................................
3-16
3.4
Main menu
..................................................................................
3-17
3.4.1
System Time [xx:xx:xx]
.................................................
3-17
3.4.2
System Date [Day xx/xx/xxxx]
.......................................
3-17
3.4.3
Language [English]
.......................................................
3-17
3.4.4
SATA 1–6
.........................................................................................
3-18
3.4.5
Storage Configuration
...................................................
3-20
3.4.6
AHCI Configuration
.......................................................
3-21