Asus ROG STRIX X670E-A GAMING WIFI ROG STRIX X670E Series BIOS Manual English - Page 51

UMC Common Options, DDR Options

Page 51 highlights

UMC Common Options DDR Options DDR Timing Configuration This item allows you to configure DRAM timing configuration. Damage caused by use of your AMD processor outside of specification or in excess of factory settings are not covered by your system manufacturers warranty. The following items appear only when [Accept] is selected for DRAM Timing Configuration. Active Memory Timing Settings Configuration options: [Auto] [Enabled] Memory Target Speed Specifies the memory target speed in MT/s. The valid input is 2000 MT/s, 2400 MT/s, and range of 3200 MT/s ~ 12000 MT/s (stepping of 200 MT/s). The value is in decimal. The user input value will be rounded down to align with the stepping of 200 MT/s. The maximum speed defined in the JEDEC spec is 8400 MT/s, any input value that is greater than 8400 MT/s will be limited to 8400 MT/s. DDR SPD Timing Tcl Ctrl [Auto] [Manual] Follow default setting. Manually specify. The following item appears only when Tcl Ctrl is set to [Manual]. Tcl Specifies the CAS Latency. Valid values: 0x16 ~ 0x40, with a stepping of 2. The value is in hex. Trcd Ctrl [Auto] [Manual] Follow default setting. Manually specify. The following item appears only when Trcd Ctrl is set to [Manual]. Trcd Specifies the RAS# Active to CAS# Read Delay Time. Valid values: 0x8 ~ 0x3E. The value is in hex. Trp Ctrl [Auto] [Manual] Follow default setting. Manually specify. The following item appears only when Trp Ctrl is set to [Manual]. Trp Specifies Row Precharge Delay Time. Valid values: 0x8 ~ 0x3E. The value is in hex. ROG STRIX X670E Series BIOS Manual 51

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98

ROG STRIX X670E Series BIOS Manual
51
UMC Common Options
DDR Options
DDR Timing Configuration
This item allows you to configure DRAM timing configuration.
Damage caused by use of your AMD processor outside of specification or in excess of
factory settings are not covered by your system manufacturers warranty.
The following items appear only when
[Accept]
is selected for
DRAM Timing
Configuration
.
Active Memory Timing Settings
Configuration options: [Auto] [Enabled]
Memory Target Speed
Specifies the memory target speed in MT/s. The valid input is 2000 MT/s, 2400
MT/s, and range of 3200 MT/s ~ 12000 MT/s (stepping of 200 MT/s). The
value is in decimal. The user input value will be rounded down to align with
the stepping of 200 MT/s. The maximum speed defined in the JEDEC spec
is 8400 MT/s, any input value that is greater than 8400 MT/s will be limited to
8400 MT/s.
DDR SPD Timing
Tcl Ctrl
[Auto]
Follow default setting.
[Manual]
Manually specify.
The following item appears only when
Tcl Ctrl
is set to
[Manual]
.
Tcl
Specifies the CAS Latency. Valid values: 0x16 ~ 0x40, with a stepping
of 2. The value is in hex.
Trcd Ctrl
[Auto]
Follow default setting.
[Manual]
Manually specify.
The following item appears only when
Trcd Ctrl
is set to
[Manual]
.
Trcd
Specifies the RAS# Active to CAS# Read Delay Time. Valid values:
0x8 ~ 0x3E. The value is in hex.
Trp Ctrl
[Auto]
Follow default setting.
[Manual]
Manually specify.
The following item appears only when
Trp Ctrl
is set to
[Manual]
.
Trp
Specifies Row Precharge Delay Time. Valid values: 0x8 ~ 0x3E. The
value is in hex.