Asus TUF GAMING Z490-PLUS Intel 400 series Channel BIOS UM English - Page 19

DRAM WRITE to READ Delay L, DRAM READ to PRE Time

Page 19 highlights

Primary Timings DRAM CAS# Latency Configuration options: [Auto] [1] - [31] DRAM RAS# to CAS# Delay Configuration options: [Auto] [1] - [63] DRAM RAS# ACT Time Configuration options: [Auto] [1] - [63] DRAM Command Rate Configuration options: [Auto] [1N] [2N] [3N] [N:1] The following item appears only when DRAM Command Rate is set to [N:1]. N to 1 ratio Number of bubbles between wach valid command cycle. Configurations: [4] - [7] Secondary Timings DRAM RAS# to RAS# Delay L Configuration options: [Auto] [1] - [15] DRAM RAS# to RAS# Delay S Configuration options: [Auto] [1] - [15] DRAM REF Cycle Time Configuration options: [Auto] [1] - [1023] DRAM REF Cycle Time 2 Configuration options: [Auto] [1] - [1023] DRAM REF Cycle Time 4 Configuration options: [Auto] [1] - [1023] DRAM Refresh Interval Configuration options: [Auto] [1] - [65535] DRAM WRITE Recovery Time Configuration options: [Auto] [1] - [31] DRAM READ to PRE Time Configuration options: [Auto] [1] - [15] DRAM FOUR ACT WIN Time Configuration options: [Auto] [1] - [63] DRAM WRITE to READ Delay Configuration options: [Auto] [1] - [15] DRAM WRITE to READ Delay L Configuration options: [Auto] [1] - [15] PRIME/PRO/ProArt/TUF GAMING Intel 400 Series BIOS Manual 19

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68

PRIME/PRO/ProArt/TUF GAMING Intel 400 Series BIOS Manual
19
Primary Timings
DRAM CAS# Latency
Configuration options: [Auto] [1] - [31]
DRAM RAS# to CAS# Delay
Configuration options: [Auto] [1] - [63]
DRAM RAS# ACT Time
Configuration options: [Auto] [1] - [63]
DRAM Command Rate
Configuration options: [Auto] [1N] [2N] [3N] [N:1]
The following item appears only when
DRAM Command Rate
is set to
[N:1]
.
N to 1 ratio
Number of bubbles between wach valid command cycle.
Configurations: [4] - [7]
Secondary Timings
DRAM RAS# to RAS# Delay L
Configuration options: [Auto] [1] - [15]
DRAM RAS# to RAS# Delay S
Configuration options: [Auto] [1] - [15]
DRAM REF Cycle Time
Configuration options: [Auto] [1] - [1023]
DRAM REF Cycle Time 2
Configuration options: [Auto] [1] - [1023]
DRAM REF Cycle Time 4
Configuration options: [Auto] [1] - [1023]
DRAM Refresh Interval
Configuration options: [Auto] [1] - [65535]
DRAM WRITE Recovery Time
Configuration options: [Auto] [1] - [31]
DRAM READ to PRE Time
Configuration options: [Auto] [1] - [15]
DRAM FOUR ACT WIN Time
Configuration options: [Auto] [1] - [63]
DRAM WRITE to READ Delay
Configuration options: [Auto] [1] - [15]
DRAM WRITE to READ Delay L
Configuration options: [Auto] [1] - [15]