Biostar I86PE-A7 I86PE-A7 BIOS guide - Page 13

Advanced Chipset Features

Page 13 highlights

I86PE-A7 BIOS Setup 4 Advanced Chipset Features This submenu allows you to configure the specific features of the chipset installed on your system. This chipset manage bus speeds and access to system memory resources, such as DRAM. It also coordinates communications with the PCI bus. The default settings that came with your system have been optimized and therefore should not be changed unless you are suspicious that the settings have been changed incorrectly. 4.1 DRAM TIMING SELECTABLE When synchronous DRAM is installed, the number of clock cycles of CAS latency depends on the DRAM timing. The Choices: By SPD (default), Manual. 4.2 CAS LATENCY TIME When synchronous DRAM is installed, the number of clock cycles of CAS latency depends on the DRAM timing. The Choices: 1.5, 2 (default), 2.5, 3. 4.3 ACTIVE TO PRECHARGE DELAY This item controls the number of DRAM clocks to activate the precharge delay. The Choices: 8 (default),7, 6, 5 12

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33

I86PE-A7 BIOS Setup
12
4
Advanced Chipset Features
This submenu allows you to configure the specific features of the chipset
installed on your system. This chipset manage bus speeds and access to
system memory resources, such as DRAM.
It also coordinates
communications with the PCI bus. The default settings that came with your
system have been optimized and therefore should not be changed unless you
are suspicious that the settings have been changed incorrectly.
4.1
DRAM T
IMING
S
ELECTABLE
When synchronous DRAM is installed, the number of clock cycles of CAS
latency depends on the DRAM timing.
The Choices:
By SPD
(default), Manual.
4.2
CAS L
ATENCY
T
IME
When synchronous DRAM is installed, the number of clock cycles of CAS
latency depends on the DRAM timing.
The Choices:
1.5
, 2
(default), 2.5, 3.
4.3
A
CTIVE TO
P
RECHARGE
D
ELAY
This item controls the number of DRAM clocks to activate the precharge
delay.
The Choices:
8
(default),7, 6, 5