Biostar M7VIG D M7VIG-D BIOS setup guide - Page 14

AGP & P2P Bridge Control - d manual

Page 14 highlights

M7VIG-D BIOS Setup DRAM Timing This item determines DRAM clock/ timing follow SPD or not. The Choices: By SPD (default), Manual. DRAM CAS Latency When DRAM is installed, the number of clock cycles of CAS latency depends on the DRAM timing. The Choices: 2.5 (default), 2. Bank Interleave This item allows you to enable or disable the bank interleave feature. The Choices: Disabled (default), 2 bank, 4 bank. Precharge to Active (Trp) This items allows you to specify the delay from precharge command to activate command. The Choices: 2T, 3T (default). Active to Precharge (Tras) This items allows you to specify the minimum bank active time. The Choices: 6T (default), 5T. Active to CMD (Trcd) Use this item to specify the delay from the activation of a bank to the time that a read or write command is accepted. The Choices: 2T, 3T (default). DRAM Burst Length This item allows you to choose DRAM Burst Length The Choices: 4 (Default), 8. DRAM Queue Depth This item permits to place the depths of the memory. the better is this function. The Choices: 4 level (default), 2 level, 3 level. The deeper the depth is, DRAM Command Rate This item controls clock cycle that must occur between the last valid write operation and the next command. The Choices: 1T Command, 2T Command (default). AGP & P2P Bridge Control If you highlight the literal "Press Enter" next to the "AGP & P2P Bridge Control" label and then press the enter key, it will take you a submenu with the following options: AGP Aperture Size Select the size of the Accelerated Graphics Port (AGP) aperture. The aperture is 13

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32

M7VIG-D BIOS Setup
13
DRAM Timing
This item determines DRAM clock/ timing follow SPD or not.
The Choices: By SPD
(default), Manual.
DRAM CAS Latency
When DRAM is installed, the number of clock cycles of CAS latency depends on
the DRAM timing.
The Choices
:
2.5
(default), 2.
Bank Interleave
This item allows you to enable or disable the bank interleave feature.
The Choices: Disabled
(default), 2 bank, 4 bank.
Precharge to Active (Trp)
This items allows you to specify the delay from precharge command to activate
command.
The Choices
: 2T,
3T
(default).
Active to Precharge (Tras)
This items allows you to specify the minimum bank active time.
The Choices
:
6T
(default), 5T.
Active to CMD (Trcd)
Use this item to specify the delay from the activation of a bank to the time that a
read or write command is accepted.
The Choices
: 2T,
3T
(default).
DRAM Burst Length
This item allows you to choose DRAM Burst Length
The Choices: 4
(Default), 8.
DRAM Queue Depth
This item permits to place the depths of the memory.
The deeper the depth is,
the better is this function.
The Choices: 4 level
(default), 2 level, 3 level.
DRAM Command Rate
This item controls clock cycle that must occur between the last valid write
operation and the next command.
The Choices:
1T Command,
2T Command
(default).
AGP & P2P Bridge Control
If you highlight the literal “Press Enter” next to the “AGP & P2P Bridge Control” label and
then press the enter key, it will take you a submenu with the following options:
AGP Aperture Size
Select the size of the Accelerated Graphics Port (AGP) aperture. The aperture is