Biostar TA990FXE Bios Manual - Page 31

MCT Configuration

Get Biostar TA990FXE PDF manuals and user guides View all Biostar TA990FXE manuals
Add to My Manuals
Save this manual to your list of manuals

Page 31 highlights

TA990FXE UEFI BIOS Manual TWR Options: Auto (Default) / 5~8 / 10 / 12 CLK TRRD Options: Auto (Default) / 4~7 CLK TWT R Options: Auto (Default) / 4~7 CLK MCT Configuration Bank Interleaving Bank Interleaving is an advanced chipset technique used to improve memory performance. Memory interleaving increases bandwidth by allowing simultaneous access to more than one piece of memory. Options: Auto (Default) / Disabled Channel Interleaving This item allows you to control the DDR3 dual-channel function. Options: Auto (Default) / Disabled 30

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
TA990FXE UEFI BIOS Manual
30
TWR
Options:
Auto (Default) / 5~8 / 10 / 12 CLK
TRRD
Options:
Auto (Default) / 4~7 CLK
TWT R
Options:
Auto (Default) / 4~7 CLK
MCT Configuration
Bank Interleaving
Bank Interleaving is an advanced chipset technique used to improve memory
performance. Memory interleaving increases bandwidth by allowing simultaneous
access to more than one piece of memory.
Options:
Auto (Default) / Disabled
Channel Interleaving
This item allows you to control the DDR3 dual-channel function.
Options:
Auto (Default) / Disabled