Biostar U8068 U8068 CMOS setup guide - Page 15

Memory Hole, System BIOS Cacheable, Video RAM Cacheable, Delay Prior to Thermal, VGA Share Memory

Page 15 highlights

BIOS Setup states. The Choices: Enabled (default), Disabled. PCI Delay Transaction The chipset has an embedded 32-bit posted write buffer to support delay transactions cycles. Select Enabled to support compliance with PCI specification. The Choices: Disabled, Enabled (default). Memory Hole When enabled, you can reserve an area of system memory for ISA adapter ROM. When this area is reserved , it cannot be cached. Refer to the user documentation of the peripheral you are installing for more information. The Choices: Disabled (default), 15M - 16M. System BIOS Cacheable Selecting the "Enabled" option allows caching of the system BIOS ROM at F0000h-FFFFFh which can improve system performance. However, any programs writing to this area of memory will cause conflicts and result in system errors. The Choices: Enabled, Disabled (default). Video RAM Cacheable Enabling this option allows caching of the video RAM, resulting in better system performance. However, if any program writes to this memory area, a system error may result. The Choices: Enabled, Disabled (default). Delay Prior to Thermal The time periods would correspond to the amount of time required to boot various supported configurations. Example selections include 4, 8, 16, 32 minutes. The watchdog timer would generate an SMI, presenting the BIOS an opportunity to enable the TCC in non-ACPI compliant operating systems. The Choices: 16Min (default), 4Min, 8Min, 32Min. VGA Share Memory Size This item allows you to select the VGA share memory size. The Choices: 32M (default), 8M, 16M, Disabled. - 14 -

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32

BIOS Setup
- 14 -
states.
The Choices: Enabled
(default), Disabled.
PCI Delay Transaction
The chipset has an embedded 32-bit posted write buffer to support
delay transactions cycles. Select Enabled to support compliance with
PCI specification.
The Choices:
Disabled,
Enabled
(default).
Memory Hole
When enabled, you can reserve an area of system memory for ISA adapter
ROM. When this area is reserved , it cannot be cached. Refer to the user
documentation of the peripheral you are installing for more information.
The Choices: Disabled
(default), 15M – 16M.
System BIOS Cacheable
Selecting the “Enabled” option allows caching of the system BIOS ROM at
F0000h-FFFFFh which can improve system performance. However, any
programs writing to this area of memory will cause conflicts and result in system
errors.
The Choices:
Enabled,
Disabled
(default).
Video RAM Cacheable
Enabling this option allows caching of the video RAM, resulting in better system
performance. However, if any program writes to this memory area, a system
error may result.
The Choices
: Enabled,
Disabled
(default).
Delay Prior to Thermal
The time periods would correspond to the amount of time required to boot
various supported configurations. Example selections include 4, 8, 16, 32
minutes. The watchdog timer would generate an SMI, presenting the BIOS an
opportunity to enable the TCC in non-ACPI compliant operating systems.
The Choices: 16Min
(default), 4Min, 8Min, 32Min.
VGA Share Memory Size
This item allows you to select the VGA share memory size.
The Choices: 32M
(default), 8M, 16M, Disabled.