Foxconn A7VA-S English Manual. - Page 37

► UMA Frame Buffer Size

Page 37 highlights

Advanced Chipset Features CMOS Setup Utility - Copyright (C) 1985-2008, American Megatrends, Inc. Advanced Chipset Features Northbridge Chipset Configuration Help Item ► Memory Configuration [Press Enter] CAS Latency :4.0 RAS/CAS Delay :6 ClK Row Precharge Time :4 ClK Min Active RAS :23 ClK RAS/RAS Delay :4 ClK Row Cycle :15 ClK Internal Graphics Configuration Internal Graphics Mode UMA Frame Buffer Size Primary Video Controller Surround View [Enabled] [Auto] [PCI-GFX0-IGFX] [Auto] 3 Move Enter:Select F1:General Help +/-/:Value F10:Save ESC:Exit F9:Optimized Defaults ► Memory Configuration Press to go to its submenu. ► CAS Latency This item shows the CAS latency. The CAS Latency is the number of clock cycles that elapse from the time the request for data is sent to the actual memory location until the data is transmitted from the module. ► RAS / CAS Delay This item displays a delay time (in clock cycles) between the CAS and RAS strobe signals. ► Row Precharge Time This item shows the number of clock cycles taken between issuing of the precharge command and the active command. The DRAM row precharge time is in unit of clock cycle. ► Min Active RAS Displays the number of clock cycles taken between a bank active command and issuing of the precharge command. ► RAS / RAS Delay This item displays a delay time (in clock cycles) between the RAS and RAS strobe signals. ► Row Cycle This item shows the minimum timing interval between successive active commands to the same bank. The row cycle time is in unit of clock cycle. ► Internal Graphics Mode Enable/Disable the integrated UMA graphics controller. ► UMA Frame Buffer Size Allocates system memory for use as video memory to ensure the most efficient use of available resources for maximum 2D/3D graphics performance. This is a memory allocation method addition to the Unified Memory Architecture (UMA) concept, wherein a static amount of page-locked graphics memory is allocated during driver initialization. This fixed amount of memory will provide the user with a guaranteed graphics memory at all times, and will no longer be available to the OS. 30

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105

3
30
Advanced Chipset Features
► Memory Configuration
Press <Enter> to go to its submenu.
► CAS Latency
This item shows the CAS latency. The CAS Latency is the number of clock cycles that elapse
from the time the request for data is sent to the actual memory location until the data is trans-
mitted from the module.
► RAS / CAS Delay
This item displays a delay time (in clock cycles) between the CAS and RAS strobe signals.
► Row Precharge Time
This item shows the number of clock cycles taken between issuing of the precharge command
and the active command. The DRAM row precharge time is in unit of clock cycle.
► Min Active RAS
Displays the number of clock cycles taken between a bank active command and issuing of the
precharge command.
► RAS / RAS Delay
This item displays a delay time (in clock cycles) between the RAS and RAS strobe signals.
► Row Cycle
This item shows the minimum timing interval between successive active commands to the
same bank. The row cycle time is in unit of clock cycle.
► Internal Graphics Mode
Enable/Disable the integrated UMA graphics controller.
► UMA Frame Buffer Size
Allocates system memory for use as video memory to ensure the most efficient use of
available resources for maximum 2D/3D graphics performance.
This is a memory allocation method addition to the Unified Memory Architecture (UMA)
concept, wherein a static amount of page-locked graphics memory is allocated during driver
initiali°ation. This fixed amount of memory will provide the user with a guaranteed graphics
memory at all times, and will no longer be available to the OS.
CMOS Setup Utility - Copyright (C) 1985-2008, American Megatrends, Inc.
Advanced Chipset Features
Northbridge Chipset Configuration
Help Item
► Memory Configuration
CAS Latency
:4.0
RAS/CAS Delay
:6 ClK
Row Precharge Time
:4 Cl±
Min Active RAS
:23 ClK
RAS/RAS Delay
:4 Cl±
Row Cycle
:15 Cl±
Internal Graphics Configuration
Internal Graphics Mode
[Enabled]
UMA Frame Buffer Size
[Auto]
Primary Video Controller
[PCI-GFX0-IGFX]
Surround View
[Auto]
↑↓←→:Move
Enter:Select
+/-/:Value
F10:Save
ESC:Exit
F1:General Help
F9:Optimized Defaults
[Press Enter]