HP DL585 HP ProLiant DL585 G2 server technology - Page 3

DL585 G2 architecture - proliant power cord

Page 3 highlights

DL585 G2 architecture The DL585 G2 is a powerful, 4U enterprise server incorporating technologies that extend the capabilities of industry-standard x86 computing. This high-performance server is capable of simultaneously running both 32-bit and 64-bit applications with no performance degradation when using an operating system that supports 64-bit extensions. This is possible because the AMD64 instruction set is a super-set containing the x86 instruction set architecture. The DL585 G2 architecture includes these essential features: • AMD Opteron 8200 series dual-core or 8300-series quad-core processors • NVIDIA nForce Professional 2200 and 2050 chipsets, and the AMD 8132 chipset • Two 100MHz PCI-X slots (one half-length, one full-length) • Four PCI Express x4 slots (one half-length) • Three PCI Express x8 slots • Two embedded multifunction gigabit network adapters with TCP/IP offload engine, including support for accelerated iSCSI • HP Integrated Lights Out 2 (iLO 2) management Quad-core processor support A quad-core processor includes four separate microprocessor cores on one physical die. Quad-core technology significantly increases performance. When the number of processors available to the operating system is increased, multiple threads can be executed more efficiently. The on-die memory controller gives quad-core processors optimum performance in virtual machine (VM) environments. Moreover, quad-core processors operate within similar power and thermal envelopes as dual-core processors. The ProLiant DL585 G2 offers investment protection since a dual-core system is upgradeable to a quad-cord system by means of a quad-core processor option kit. Complete server replacement is not required to migrate to quad-core technology. 64-bit architecture A 64-bit architecture has a much larger amount of directly addressable (flat) memory space than a 32-bit processor. Using the AMD64 instruction set, the OS can access a flat memory address space greater than 4 GB without enabling Physical Address Extensions (PAE) and incurring the overhead of PAE. Because they can use large amounts of memory, 64-bit architectures can have performance advantages for intensive floating-point calculations used in scientific and engineering modeling programs. For additional information about AMD 64-bit technology, see the technology brief2 titled "The AMD Processor Roadmap for Industry-Standard Servers." AMD Opteron processors and the AMD-8132 chipset As an alternative to traditional front-side bus technology, AMD Opteron processors use Direct Connect Architecture and HyperTransport® technology. HyperTransport is a parallel, point-to-point interconnect that replaces parallel front-side bus technology. Direct Connect architecture is AMD's designation for the coherent HyperTransport connection between processors. It eliminates the bottlenecks inherent in front-side bus technology by integrating the memory controller into the processor and directly connecting CPUs to the I/O subsystem and other processors. 2 Available on the HP website at http://h20000.www2.hp.com/bc/docs/support/SupportManual/c00428708/c00428708.pdf 3

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11

DL585 G2 architecture
The DL585 G2 is a powerful, 4U enterprise server incorporating technologies that extend the
capabilities of industry-standard x86 computing. This high-performance server is capable of
simultaneously running both 32-bit and 64-bit applications with no performance degradation when
using an operating system that supports 64-bit extensions. This is possible because the AMD64
instruction set is a super-set containing the x86 instruction set architecture.
The DL585 G2 architecture includes these essential features:
AMD Opteron 8200 series dual-core or 8300-series quad-core processors
NVIDIA nForce Professional 2200 and 2050 chipsets, and the AMD 8132 chipset
Two 100MHz PCI-X slots (one half-length, one full-length)
Four PCI Express x4 slots (one half-length)
Three PCI Express x8 slots
Two embedded multifunction gigabit network adapters with TCP/IP offload engine, including
support for accelerated iSCSI
HP Integrated Lights Out 2 (iLO 2) management
Quad-core processor support
A quad-core processor includes four separate microprocessor cores on one physical die. Quad-core
technology significantly increases performance. When the number of processors available to the
operating system is increased, multiple threads can be executed more efficiently. The on-die memory
controller gives quad-core processors optimum performance in virtual machine (VM) environments.
Moreover, quad-core processors operate within similar power and thermal envelopes as dual-core
processors.
The ProLiant DL585 G2 offers investment protection since a dual-core system is upgradeable to a
quad-cord system by means of a quad-core processor option kit. Complete server replacement is not
required to migrate to quad-core technology.
64-bit architecture
A 64-bit architecture has a much larger amount of directly addressable (flat) memory space than a
32-bit processor. Using the AMD64 instruction set, the OS can access a flat memory address space
greater than 4 GB without enabling Physical Address Extensions (PAE) and incurring the overhead of
PAE. Because they can use large amounts of memory, 64-bit architectures can have performance
advantages for intensive floating-point calculations used in scientific and engineering modeling
programs. For additional information about AMD 64-bit technology, see the technology brief
2
titled
“The AMD Processor Roadmap for Industry-Standard Servers.”
AMD Opteron processors and the AMD-8132 chipset
As an alternative to traditional front-side bus technology, AMD Opteron processors use Direct Connect
Architecture and HyperTransport® technology. HyperTransport is a parallel, point-to-point
interconnect that replaces parallel front-side bus technology. Direct Connect architecture is AMD’s
designation for the coherent HyperTransport connection between processors. It eliminates the
bottlenecks inherent in front-side bus technology by integrating the memory controller into the
processor and directly connecting CPUs to the I/O subsystem and other processors.
2
Available on the HP website at
3