Intel DH87MC Technical Product Specification - Page 24

SATA Interfaces

Get Intel DH87MC PDF manuals and user guides View all Intel DH87MC manuals
Add to My Manuals
Save this manual to your list of manuals

Page 24 highlights

Intel Desktop Board DH87MC Technical Product Specification 1.5.2 USB The PCH contains up to two Enhanced Host Controller Interface (EHCI) host controllers that support USB high-speed signaling. High-speed USB 2.0 allows data transfers up to 480 Mb/s. All ports are high-speed, full-speed, and low-speed capable. The PCH also contains an integrated eXtensible Host Controller Interface (xHCI) host controller which supports USB 3.0 ports. This controller allows data transfers up to 5 Gb/s. The controller supports SuperSpeed (SS), high-speed (HS), full-speed (FS), and low-speed (LS) traffic on the bus. The Intel H87 Express Chipset provides the USB controller for the USB 2.0/3.0 ports. The port arrangement is as follows: • USB 3.0 ports:  Two USB 3.0 ports are implemented with stacked back panel connectors  Two front panel USB 3.0 ports are implemented through one internal connector • USB 2.0 ports:  Four ports are implemented with stacked back panel connectors  Four front panel ports are implemented through two dual-port internal connectors  One single-port internal header for front panel cabling  One port is reserved for the PCI Express Full-/Half-Mini Card slot NOTE Computer systems that have an unshielded cable attached to a USB port may not meet FCC Class B requirements, even if no device is attached to the cable. Use a shielded cable that meets the requirements for full-speed devices. For information about The location of the USB connectors on the back panel The location of the front panel USB headers Refer to Figure 8, page 41 Figure 9, page 42 1.5.3 SATA Interfaces The board provides five SATA connectors, through the PCH, which support one device each. The PCH provides independent SATA ports with a theoretical maximum transfer rate of 6.0 Gb/s. A point-to-point interface is used for host to device connections. The PCH supports the Serial ATA Specification, Revision 3.0. The PCH also supports several optional sections of the Serial ATA II: Extensions to Serial ATA 1.0 Specification, Revision 1.0 (AHCI support is required for some elements). For more information, see: http://www.serialata.org/. For information about The location of the SATA connectors Refer to Figure 9, page 42 24

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
Intel Desktop Board DH87MC Technical Product Specification
24
1.5.2
USB
The PCH contains up to two Enhanced Host Controller Interface (EHCI) host controllers
that support USB high-speed signaling. High-speed USB 2.0 allows data transfers up to
480 Mb/s. All ports are high-speed, full-speed, and low-speed capable.
The PCH also contains an integrated eXtensible Host Controller Interface (xHCI) host
controller which supports USB 3.0 ports. This controller allows data transfers up to
5 Gb/s. The controller supports SuperSpeed (SS), high-speed (HS), full-speed (FS),
and low-speed (LS) traffic on the bus.
The Intel H87 Express Chipset provides the USB controller for the USB 2.0/3.0 ports.
The port arrangement is as follows:
•
USB 3.0 ports:
Two USB 3.0 ports are implemented with stacked back panel connectors
Two front panel USB 3.0 ports are implemented through one internal connector
•
USB 2.0 ports:
Four ports are implemented with stacked back panel connectors
Four front panel ports are implemented through two dual-port internal
connectors
One single-port internal header for front panel cabling
One port is reserved for the PCI Express Full-/Half-Mini Card slot
NOTE
Computer systems that have an unshielded cable attached to a USB port may not
meet FCC Class B requirements, even if no device is attached to the cable.
Use a
shielded cable that meets the requirements for full-speed devices.
For information about
Refer to
The location of the USB connectors on the back panel
Figure 8, page 41
The location of the front panel USB headers
Figure 9, page 42
1.5.3
SATA Interfaces
The board provides five SATA connectors, through the PCH, which support one device
each.
The PCH provides independent SATA ports with a theoretical maximum transfer rate of
6.0 Gb/s.
A point-to-point interface is used for host to device connections.
The PCH supports the Serial ATA Specification, Revision 3.0. The PCH also supports
several optional sections of the Serial ATA II: Extensions to Serial ATA 1.0
Specification, Revision 1.0 (AHCI support is required for some elements).
For more information, see:
.
For information about
Refer to
The location of the SATA connectors
Figure 9, page 42