Intel R1000GZ S2600GZ/GL - Page 52

TCO Timer., Processor Present Indicator., ECC Error Reporting., Function Disable.

Page 52 highlights

Product Architecture Overview Intel® Server Board S2600GZ/GL TPS o 8 Port SATA RAID 5 support provided with appropriate Intel® RAID C600 Upgrade Key o No SAS RAID 5 support  Maximum drive support = 32 (in arrays with 8 port SAS), 16 (in arrays with 4 port SAS), 128 (JBOD)  Open Source Compliance = Yes (uses MDRAID)  OS Support = Windows 7*, Windows 2008*, Windows 2003*, RHEL* 6.2 1 and later, SLES* 11 w/SP21 and later, VMWare* 5.x.  Utilities = Windows* GUI and CLI, Linux CLI, DOS CLI, and EFI CLI  Uses Matrix Storage Manager for Windows*  MDRAID supported in Linux (Does not require a driver) Note: No boot drive support to targets attached through SAS expander card. 1) See latest product errata list for support status. Product Errata are documented in the Intel® Server Board S2600GZ/GL, Intel® Server System R1000GZ/GL, Intel® Server System R2000GZ/GL Monthly Specification Update which can be downloaded from www.intel.com. 3.3.4 Manageability The chipset integrates several functions designed to manage the system and lower the total cost of ownership (TCO) of the system. These system management functions are designed to report errors, diagnose the system, and recover from system lockups without the aid of an external microcontroller.  TCO Timer. The chipset's integrated programmable TCO timer is used to detect system locks. The first expiration of the timer generates an SMI# that the system can use to recover from a software lock. The second expiration of the timer causes a system reset to recover from a hardware lock.  Processor Present Indicator. The chipset looks for the processor to fetch the first instruction after reset. If the processor does not fetch the first instruction, the chipset will reboot the system.  ECC Error Reporting. When detecting an ECC error, the host controller has the ability to send one of several messages to the chipset. The host controller can instruct the chipset to generate either SMI#, NMI, SERR#, or TCO interrupt.  Function Disable. The chipset provides the ability to disable the following integrated functions: LAN, USB, LPC, SATA, PCI Express* or SMBus*. Once disabled, these functions no longer decode I/O, memory, or PCI configuration space. Also, no interrupts or power management events are generated from the disabled functions. 38 Revision 2.0

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212
  • 213
  • 214
  • 215
  • 216
  • 217
  • 218
  • 219
  • 220
  • 221
  • 222
  • 223
  • 224
  • 225
  • 226
  • 227
  • 228
  • 229
  • 230
  • 231
  • 232
  • 233
  • 234
  • 235
  • 236
  • 237
  • 238
  • 239
  • 240
  • 241

Product Architecture Overview
Intel® Server Board S2600GZ/GL TPS
Revision 2.0
38
o
8 Port SATA RAID 5 support provided with appropriate Intel
®
RAID C600 Upgrade Key
o
No SAS RAID 5 support
Maximum drive support = 32 (in arrays with 8 port SAS), 16 (in arrays with 4 port SAS), 128 (JBOD)
Open Source Compliance = Yes (uses MDRAID)
OS Support = Windows 7*, Windows 2008*, Windows 2003*, RHEL* 6.2
1
and later, SLES* 11 w/SP2
1
and later, VMWare* 5.x.
Utilities = Windows* GUI and CLI, Linux CLI, DOS CLI, and EFI CLI
Uses Matrix Storage Manager for Windows*
MDRAID supported in Linux (Does not require a driver)
Note:
No boot drive support to targets attached through SAS expander card.
1) See latest product errata list for support status.
Product Errata are documented in the
Intel
®
Server Board S2600GZ/GL, Intel
®
Server System
R1000GZ/GL, Intel
®
Server System R2000GZ/GL Monthly Specification Update
which can be downloaded
from
www.intel.com
.
3.3.4
Manageability
The chipset integrates several functions designed to manage the system and lower the total cost of ownership
(TCO) of the system. These system management functions are designed to report errors, diagnose the system,
and recover from system lockups without the aid of an external microcontroller.
TCO Timer.
The chipset’s integrated programmable TCO timer is used to detect system locks. The first
expiration of the timer generates an SMI# that the system can use to recover from a software lock. The
second expiration of the timer causes a system reset to recover from a hardware lock.
Processor Present Indicator.
The chipset looks for the processor to fetch the first instruction after
reset. If the processor does not fetch the first instruction, the chipset will reboot the system.
ECC Error Reporting.
When detecting an ECC error, the host controller has the ability to send one of
several messages to the chipset. The host controller can instruct the chipset to generate either SMI#,
NMI, SERR#, or TCO interrupt.
Function Disable.
The chipset provides the ability to disable the following integrated functions: LAN,
USB, LPC, SATA, PCI Express* or SMBus*. Once disabled, these functions no longer decode I/O,
memory, or PCI configuration space. Also, no interrupts or power management events are generated
from the disabled functions.