Intel SR1640TH Service Guide - Page 72

Upgrading the BIOS, Clearing the CMOS

Page 72 highlights

Please refer to Table 6, "Setup Menu Key Use". Obtaining the Upgrade Download the BIOS image file to a temporary folder on your hard drive. See "Server System References" for a link to the update software. Review the instructions and release notes provided in the readme file distributed with the BIOS image file before attempting a BIOS upgrade. The release notes contain critical information regarding jumper settings, specific fixes, or other information to complete the upgrade. Upgrading the BIOS Download the BIOS image file to a temporary folder on your hard drive. See "Server System References" for a link to the update software. Caution: Do not power down the system during the BIOS update process! The system resets automatically when the BIOS upgrade process completes. Doing so may corrupt the system BIOS. Note: You may encounter a CMOS Checksum error or other problem after reboot. If this happens, shut down the system and boot it again. CMOS checksum errors require that you enter Setup, check your settings, save your settings, and exit Setup. Clearing the CMOS If you cannot access the BIOS setup screens, you must use the CMOS Clear jumper to reset the configuration RAM. The CMOS Clear jumper is located on jumper block at J2D2 on the server board. 1. Power down the system; do not disconnect the AC power. 2. Open the server. 3. Move the jumper from the normal operation position, CMOS Clear by MBX, at pins 1 and 2 to the CMOS Clear Force Erase position, covering pins 2 and 3. 56 Intel® Server System SR1640TH Service Guide

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142

56
Intel
®
Server System SR1640TH Service Guide
Please refer to
Table 6, “Setup Menu Key Use”
.
Obtaining the Upgrade
Download the BIOS image file to a temporary folder on your hard drive. See
“Server
System References”
for a link to the update software.
Review the instructions and release notes provided in the readme file distributed with the
BIOS image file before attempting a BIOS upgrade. The release notes contain critical
information regarding jumper settings, specific fixes, or other information to complete the
upgrade.
Upgrading the BIOS
Download the BIOS image file to a temporary folder on your hard drive. See “Server
System References” for a link to the update software.
Caution:
Do not power down the system during the BIOS update process! The system resets
automatically when the BIOS upgrade process completes. Doing so may corrupt the
system BIOS.
Note:
You may encounter a CMOS Checksum error or other problem after reboot. If this
happens, shut down the system and boot it again. CMOS checksum errors require that you
enter Setup, check your settings, save your settings, and exit Setup.
Clearing the CMOS
If you cannot access the BIOS setup screens, you must use the CMOS Clear jumper to
reset the configuration RAM. The CMOS Clear jumper is located on jumper block at
J2D2 on the server board.
1.
Power down the system; do not disconnect the AC power.
2.
Open the server.
3.
Move the jumper from the normal operation position, CMOS Clear by MBX, at
pins 1 and 2 to the CMOS Clear Force Erase position, covering pins 2 and 3.