MSI 770 C45 User Guide - Page 52

CAS# Latency Tcl, Min RAS# Active Time Tras, Row Precharge Time Trp, Row cycle time Trc, Row refresh

Get MSI 770 C45 - AM3 AMD 770 HDMI Motherboard PDF manuals and user guides
UPC - 816909058673
View all MSI 770 C45 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 52 highlights

BIOS Setup CAS# Latency (Tcl) When the Timing Mode is set to [Manual], the field is adjustable.This controls the CAS latency, which determines the timing delay (in clock cycles) before SDRAM starts a read command after receiving it. Settings: [Auto], [CL=2.0], [CL=2.5], [CL=3.0]. [CL=2.0] increases the system performance the most while [CL=3.0] provides the most stable performance. Min RAS# Active Time (Tras) When the Timing Mode is set to [Manual], the field is adjustable. This setting determines the time RAS takes to read from and write to a memory cell. Setting options: [Auto], [5T], [6T], [7T], [8T], [9T], [10T], [11T], [12T], [13T], [14T], [15 T]. RAS# to CAS# delay (Trcd) When the Timing Mode is set to [Manual], the field is adjustable. When DRAM is refreshed, both rows and columns are addressed separately. This setup item allows you to determine the timing of the transition from RAS (row address strobe) to CAS (column address strobe). The less the clock cycles, the faster the DRAM performance. Setting options: [Auto], [2T], [3T], [4T], [5T], [6T], [7T]. Row Precharge Time (Trp) When the Timing Mode is set to [Manual], the field is adjustable. This item controls the number of cycles for Row Address Strobe (RAS) to be allowed to precharge. If insufficient time is allowed for the RAS to accumulate its charge before DRAM refresh, refreshing may be incomplete and DRAM may fail to retain data. This item applies only when synchronous DRAM is installed in the system. Available settings: [Auto], [2T], [3T], [4T], [5T], [6T], [7T]. Row cycle time (Trc) When the Timing Mode is set to [Manual], the field is adjustable. The row cycle time determines the minimum number of clock cycles a memory row takes to complete a full cycle, from row activation up to the precharging of the active row. Available settings: [Auto], [7T]~[22T]. Row refresh cyc time (Trfc) When the Timing Mode is set to [Manual], the field is adjustable. Auto-refresh -active to RAS#-active or RAS# auto-refresh. Available settings: [Auto], [9T], [10T] ~ [24T]. 3-11

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
3-11
BIOS Setup
CAS# Latency (Tcl)
When the
Timing Mode
is set to [Manual], the field is adjustable.This controls
the CAS latency, which determines the timing delay (in clock cycles) before
SDRAM starts a read command after receiving it. Settings: [Auto], [CL=2.0],
[CL=2.5], [CL=3.0]. [CL=2.0] increases the system performance the most while
[CL=3.0] provides the most stable performance.
Min RAS# Active Time (Tras)
When the
Timing Mode
is set to [Manual], the field is adjustable. This setting
determines the time RAS takes to read from and write to a memory cell. Setting
options: [Auto], [5T], [6T], [7T], [8T], [9T], [10T], [11T], [12T], [13T], [14T], [15 T].
RAS# to CAS# delay (Trcd)
When the
Timing Mode
is set to [Manual], the field is adjustable. When DRAM
is refreshed, both rows and columns are addressed separately. This setup
item allows you to determine the timing of the transition from RAS (row address
strobe) to CAS (column address strobe). The less the clock cycles, the faster
the DRAM performance. Setting options: [Auto], [2T], [3T], [4T], [5T], [6T], [7T].
Row Precharge Time (Trp)
When the
Timing Mode
is set to [Manual], the field is adjustable. This item
controls the number of cycles for Row Address Strobe (RAS) to be allowed to
precharge. If insufficient time is allowed for the RAS to accumulate its charge
before DRAM refresh, refreshing may be incomplete and DRAM may fail to
retain data. This item applies only when synchronous DRAM is installed in the
system. Available settings: [Auto], [2T], [3T], [4T], [5T], [6T], [7T].
Row cycle time (Trc)
When the
Timing Mode
is set to [Manual], the field is adjustable. The row
cycle time determines the minimum number of clock cycles a memory row takes
to complete a full cycle, from row activation up to the precharging of the active
row. Available settings: [Auto], [7T]~[22T].
Row refresh cyc time (Trfc)
When the
Timing Mode
is set to [Manual], the field is adjustable. Auto-refresh
-active to RAS#-active or RAS# auto-refresh. Available settings: [Auto], [9T],
[10T] ~ [24T].