MSI 945GT Speedster-A4R User Guide - Page 44

MS-9632 Workstation Board, Quick Power On Self Test, APIC Mode, MPS Version Control For OS, Advanced

Get MSI 945GT Speedster-A4R - Motherboard - Micro ATX PDF manuals and user guides
UPC - 816909033182
View all MSI 945GT Speedster-A4R manuals
Add to My Manuals
Save this manual to your list of manuals

Page 44 highlights

M S-9632 Workstation Board Quick Power On Self Test Select [Enabled] to reduce the amount of time required to run the power-on selftest (POST). A quick POST skips certain steps. We recommend that you normally disable quick POST. Better to find a problem during POST than lose data during your work. APIC M ode This field is used to enable or disable the APIC (Advanced Programmable Interrupt Controller). Due to compliance with PC2001 design guide, the system is able to run in APIC mode. Enabling APIC mode will expand available IRQ resources for the system. M PS Version Control For OS This field allows you to select which MPS (Multi-Processor Specification) version to be used for the operating system. You need to select the MPS version supported by your operating system. To find out which version to use, consult the vendor of your operating system. Advanced Chipset Features The sub-menu is used to configure chipset features for optimal system performance. DRAM Timing Selectable Selects whether DRAM timing is controlled by the SPD (Serial Presence Detect) EEPROM on the DRAM module. Setting to [By SPD] enables DRAM timing to be determined automatically by BIOS based on the configurations on the SPD. Selecting [Manual] allows users to configure the following fields manually. CAS Latency Time This controls the timing delay (in clock cycles) before SDRAM starts a read 3-8

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
3-8
MS-9632 Workstation Board
Quick Power On Self Test
Select [Enabled] to reduce the amount of time required to run the power-on self-
test (POST). A quick POST skips certain steps. We recommend that you nor-
mally disable quick POST. Better to find a problem during POST than lose data
during your work.
APIC Mode
This field is used to enable or disable the APIC (Advanced Programmable Inter-
rupt Controller). Due to compliance with PC2001 design guide, the system is
able to run in APIC mode. Enabling APIC mode will expand available IRQ re-
sources for the system.
MPS Version Control For OS
This field allows you to select which MPS (Multi-Processor Specification) ver-
sion to be used for the operating system. You need to select the MPS version
supported by your operating system. To find out which version to use, consult
the vendor of your operating system.
Advanced Chipset Features
The sub-menu is used to configure chipset features for optimal system performance.
DRAM Timing Selectable
Selects whether DRAM timing is controlled by the SPD (Serial Presence Detect)
EEPROM on the DRAM module. Setting to [By SPD] enables DRAM timing to be
determined automatically by BIOS based on the configurations on the SPD.
Selecting [Manual] allows users to configure the following fields manually.
CAS Latency Time
This controls the timing delay (in clock cycles) before SDRAM starts a read