Sony DG510 Service Manual - Page 48

Sony DG510 - STR AV Receiver Manual

Page 48 highlights

STR-DG510 Pin No. 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 Pin Name RDS_DATA SIRCS HP_DETECT POWER_KEY ADCC_INT POWER_RY VOL IC_CL VOL IC_DA PROTECTOR HP_RY FUSE_DETECT VOL_ENCODER(B) VOL_ENCODER(A) FRONT_B_RY FRONT_A_RY DC-CONTROL C/REAR/SB_RY SW_RY NC BRIDGEABLE_RY DO/SD/ST SLATCH V_SW3 V_SW4 RSTX COMP MUTE X1A X0A VSS X0 X1 VCC3 HDMI_S2 HDMI_S1 HDMI_OEB HDMI_PRE HDMI_CTRL COMP_S2 COMP_S1 BST_SEL XMODE CKSEL1 CLK CE DI DO ERROR XSTATE I/O Pin Description I RDS data input (AEP, UK model) I SIRCS signal input I Headphones detection signal input I Power key detection signal input I ADCC data input from DSP IC O Power relay driver control signal output O Clock signal output for DIR IC O Serial data and latch output for DIR IC I Protector detection signal input O Headphone relay driver control signal output I Fuse open detection signal input I MASTER VOLUME encoder (B) signal input I MASTER VOLUME encoder (A) signal input O Front B speaker relay driver control signal output O Front A speaker relay driver control signal output O DCAC DC-BIAS switch control signal output (Not used in this set) O Center/surround speaker relay driver control signal output O Sub woofer relay driver control signal output O Not used (Open) O Bridgeable relay driver control signal output (Not used in this set) I Tuner serial data input O Tuner latch signal output O Video SW3 signal output for INPUT SELECT IC (Not used in this set) O Video SW4 signal output for INPUT SELECT IC (Not used in this set) I Reset signal input O COMPONENT VIDEO mute signal output - Not used (Open) - Not used (Connect to VSS) - Ground - Clock signal input (24 MHz) - Clock signal output (24 MHz) - Power supply pin (+3.3 V) O HDMI S2 signal output (Not used in this set) O HDMI S1 signal output O HDMI OEB signal output O HDMI PRE signal output O HDMI control signal output O COMPONENT VIDEO assign SW2 signal output O COMPONENT VIDEO assign SW1 signal output O 96/24 signal output for DSP IC O Xmode signal output for DIR IC O Clock select signal output for DIR IC O Data clock signal output for DIR IC O Latch signal output for DIR IC O Data output for DIR IC I Data input from DIR IC I Error detection signal input from DIR IC I Xstate signal input from DIR IC 48

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66

48
STR-DG510
Pin No.
Pin Name
I/O
Pin Description
53
RDS_DATA
I
RDS data input (AEP, UK model)
54
SIRCS
I
SIRCS signal input
55
HP_DETECT
I
Headphones detection signal input
56
POWER_KEY
I
Power key detection signal input
57
ADCC_INT
I
ADCC data input from DSP IC
58
POWER_RY
O
Power relay driver control signal output
59
VOL IC_CL
O
Clock signal output for DIR IC
60
VOL IC_DA
O
Serial data and latch output for DIR IC
61
PROTECTOR
I
Protector detection signal input
62
HP_RY
O
Headphone relay driver control signal output
63
FUSE_DETECT
I
Fuse open detection signal input
64
VOL_ENCODER(B)
I
MASTER VOLUME encoder (B) signal input
65
VOL_ENCODER(A)
I
MASTER VOLUME encoder (A) signal input
66
FRONT_B_RY
O
Front B speaker relay driver control signal output
67
FRONT_A_RY
O
Front A speaker relay driver control signal output
68
DC-CONTROL
O
DCAC DC-BIAS switch control signal output (Not used in this set)
69
C/REAR/SB_RY
O
Center/surround speaker relay driver control signal output
70
SW_RY
O
Sub woofer relay driver control signal output
71
NC
O
Not used (Open)
72
BRIDGEABLE_RY
O
Bridgeable relay driver control signal output (Not used in this set)
73
DO/SD/ST
I
Tuner serial data input
74
SLATCH
O
Tuner latch signal output
75
V_SW3
O
Video SW3 signal output for INPUT SELECT IC (Not used in this set)
76
V_SW4
O
Video SW4 signal output for INPUT SELECT IC (Not used in this set)
77
RSTX
I
Reset signal input
78
COMP MUTE
O
COMPONENT VIDEO mute signal output
79
X1A
Not used (Open)
80
X0A
Not used (Connect to VSS)
81
VSS
Ground
82
X0
Clock signal input (24 MHz)
83
X1
Clock signal output (24 MHz)
84
VCC3
Power supply pin (+3.3 V)
85
HDMI_S2
O
HDMI S2 signal output (Not used in this set)
86
HDMI_S1
O
HDMI S1 signal output
87
HDMI_OEB
O
HDMI OEB signal output
88
HDMI_PRE
O
HDMI PRE signal output
89
HDMI_CTRL
O
HDMI control signal output
90
COMP_S2
O
COMPONENT VIDEO assign SW2 signal output
91
COMP_S1
O
COMPONENT VIDEO assign SW1 signal output
92
BST_SEL
O
96/24 signal output for DSP IC
93
XMODE
O
Xmode signal output for DIR IC
94
CKSEL1
O
Clock select signal output for DIR IC
95
CLK
O
Data clock signal output for DIR IC
96
CE
O
Latch signal output for DIR IC
97
DI
O
Data output for DIR IC
98
DO
I
Data input from DIR IC
99
ERROR
I
Error detection signal input from DIR IC
100
XSTATE
I
Xstate signal input from DIR IC