Sony TRV39 Service Manual - Page 12

Vc-315 Board7/17, Signal Path

Page 12 highlights

COVER 4-2. SCHEMATIC DIAGRAMS VC-315 (-11) SIDE A VC-315 (-11) SIDE B VC-315 (-12) SIDE A VC-315 (-12) SIDE B DCR-TRV38/TRV38E/TRV39 For Schematic Diagram • Refer to page 4-87 for printed wiring board. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 DXXA09 D30A06 D27A03 XCS_LIP LBUS3 LBUS1 C2307 0.1u FRAT_REFO ADATAIN0 ADATAOUT0 RCI1_DE5 HCO_FYI1 HYO_SLGATE RYO3_SGOUT RYO1_DEVD THYRQ_FVDI XCS_IC2301 VSP_SI ATF_LATCH DXXA08 WRX D29A05 D26A02 XACC LBUS2 LBUS0 VC-315 BOARD(7/17) DV SIGNAL PROCESSOR A XX MARK:NO MOUNT :Voltage measurement of the CSP IC and the Transistors with mark,is not possible. 11 (6/17) 11 (2/17) B 11 (12/17) XSYS_RST 11 (4/17) 11 (13/17) XSYS_RST L2310 XX L2309 XX C2327 XX CL2301 CL2323 CL2324 C2326 XX CL2325 C2308 0.1u CL2320 HYI CL2321 YI3 CL2322 6 (1/17) 6 (13/17) C 6 (11/17) 6 (17/17) XRST_VTR XVSP_SCK TRRV 23 (2/17) FRRV TRRT VSP_SI D VSP_SO 25 (4/17) 25 (11/17) 25 (15/17) VSP_SO XVSP_SCK E 50 (17/17) FRRV SWP XRST_VTR XVSP_SCK TRRV FRRV TRRT VSP_SI VSP_SO VSP_SO XVSP_SCK FRRV SWP XCS_LIP XCS_LIP ALE ALE F WRX WRX RDX 51 (8/17) RDX D31A07 D31A07 D30A06 D30A06 51 (13/17) D29A05 D29A05 D28A04 D28A04 D27A03 D27A03 D26A02 D26A02 G D25A01 D25A01 D24A00 D24A00 DXXA09 DXXA09 DXXA08 DXXA08 SWP SWP FRRV FRRV XVSP_SCK XVSP_SCK H 52 (13/17) DRP TRRT DRP TRRT TRRV TRRV ATF_LATCH ATF_LATCH XCS_IC2301 XCS_IC2301 VSP_SI VSP_SI VSP_SO VSP_SO XACC I XENA DIR FCLR 53 (8/17) FRL LBUS3 LBUS2 LBUS1 LBUS0 J TRCKO XACC XENA DIR FCLR FRL LBUS3 LBUS2 LBUS1 LBUS0 TRCKO 54 (9/17) SWP RECA1 RECA2 RECCK RECDT RFIN RECA1 RECA2 RECCK RECDT RFIN K SIGNAL PATH VIDEO SIGNAL CHROMA Y Y/CHROMA AUDIO SIGNAL REC PB DIR FRL D24A00 D28A04 ALE FRRV DRP SWP XSYS_RST XRST_VTR THCRQ_FHDI RCO0_EDHD RCO2_EDFLD RYI1_DE1 RYI3_DE3 HCI_FYI0 VLAT_SYNC_FCI VLAT_IN_FYO1 SFD_LRCK MBA1 MXRAS TEST2 BUNRI LBUS0 LBUS2 XACC MCDA2 MCDA5 WRX MCHA0 ATFSMPL MSO2MC MSCSR MA5 MA9 YI1 THYRQ HCI CO1 ADATAOUT0 ADATAIN0 FRAT_REFO MDQ8 MDQ4 ADDT4 NC MDQ12 * MDQ9 ADDT1 192 191 190 189 188 187 186 185 184 183 182 181 180 179 178 177 176 175 174 173 172 171 170 169 168 167 166 165 164 163 162 161 160 159 158 157 156 155 154 153 152 151 150 149 148 147 146 145 NC VRC OSCGND IOVDD5(3.0V) INTG9(1.5V) SPCKO MBA0 TEST3 MEMCKO LBUS1 LBUS3 MCCE MCDA3 MCDA6 SCWIN MCHA1 C2303 0.1u XVSP_SCK C2305 0.1u HYI_PLL27IN RYI0_DE0 RYI2_DE2 DSCK_LK FLAT_SYNC_FYO0 MFLG_QRST CL2302 R2312 0 C2323 XX SFD_BCK C2304 0.1u CL2303 CL2304 CL2305 CL2306 CL2307 L2308 10uH L2302 10uH L2301 10uH C2324 4.7u B C2301 4.7u B RECCK R2313 0 C2306 0.1u R2314 0 C2302 4.7u B RECDT CL2308 RECA2 RECA1 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 IOVDD2(3.0V) AMC MSSCK INTV1(1.5V) MSCSS MA2 MA6 MA10 IOVDD1(3.0V) IOGND1(3V) INTV2(1.5V) HYO YO0 YO2 TICK 27M IOGND3(3.0V) SMC FLAT_SYNC TMFLG INTG3(1.5V) BCK INTV3(1.5V) MDQ1 MDQ5 IOGND2(3.0V) PBCK ADDT0 PLLSW INTV4(1.5V) VICKO IOVDD3(3.0V) TRST DICK INTV5(1.5V) NC DICO_DVDD VRT ADGND OSCIN OVDD RECCKO PLLSVDD MXWE INTG5(1.5V) RECDT IOGND5(3.0V) RECA2 RECA1 IC2301 IC2301 uPD15002FC-DN2 CSP(CHIP SIZE PACKAGE)IC 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 INTV8(1.5V) TGCK PLLRGND OGND OSCVDD RFIN AGND DICO_AVDD MDQ14 MDQ15 MDQ13 MDQ10 ADDT2 ADDT5 MDQ7 MDQ3 FS_EDGE_REF ADATAIN1 ADATAOUT1 CO3 CO2 CO0 CI3 CI1 YI2 YI0 TFS MA8 MA4 MA1 MSI2ROTA INTG1(1.5V) TRRT TRRV RDX MCDA7 INTV7(1.5V) MCDA1 XENA FCLR TRCKO CCDMODE1 TEST1 CCDMODE0 IOVDD6(3.0V) MXCAS MXCS PLLSGND C2319 4.7u B L2306 10uH C2318 4.7u B L2307 10uH RFIN CL2319 CL2318 CL2317 CL2316 FS_EDGE_REF ADATAIN1 ADATAOUT1 RCI3_DE7 RCI2_DE6 RCI0_DE4 RCO3_FRMREF RCO1_EDVD RYO2_DEFLD RYO0_DEHD TFS_FCO C2320 0.1u VSP_SO TRRT TRRV RDX D31A07 D25A01 XENA FCLR TRCKO TEST INTG6(1.5V) LDIR INTV6(1.5V) FRL MCDA0 MCDA4 INTG7(1.5V) ALE FRRV DRP SWP IOGND6(3.0V) XRST MSCSV MA0 MA3 MA7 MA11 THCRQ INTG2(1.5V) CI0 CI2 YO1 YO3 IOVDD4(3.0V) HCO VLAT_SYNC VLAT_IN LRCK MDQ0 MDQ2 MDQ6 INTG4(1.5V) ADDT3 MDQ11 PLLMSK VITOUT IOGND7(3.0V) INTG8(1.5V) NC DGND ADVDD VRB OSCOUT PCOR PLLRVDD IOGND4(3.0V) C2317 XX C2325 0.1u B CL2309 CL2310 CL2311 CL2312 CL2313 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 CL2314 CL2315 C2310 0.1u R2301 0 C2309 XX R2322 XX C2311 4.7u B C2312 4.7u B C2313 XX L2305 XX R2304 XX R2305 XX R2303 XX D2301 XX R2308 XX R2309 C2315 XX XX D2302 XX C2316 XX L2303 10uH L2304 10uH C2314 XX R2302 0 L SIGNAL PATH Ref.signal 16 REC REC/PB PB 4-45 4-46 16 R2318 0 FB2302 0uH C2321 0.1u B C2322 0.1u R2310 R2321 0 XX R2311 0 R2326 XX 17 18 D_1.5V D_2.8V REG_GND A_1.5V A_2.8V RP_2.8V VCK 55 (17/17) 15 (2/17) 15 (4/17) HYO_SLGATE RYO0_DEHD RYO1_DEVD RYO2_DEFLD RYO3_SGOUT HCO_FYI1 RCO0_EDHD RCO1_EDVD RCO2_EDFLD RCO3_FRMREF HYI_PLL27IN RYI0_DE0 RYI1_DE1 RYI2_DE2 RYI3_DE3 HCI_FYI0 RCI0_DE4 RCI1_DE5 RCI2_DE6 RCI3_DE7 MFLG_QRST TFS_FCO THYRQ_FVDI THCRQ_FHDI VLAT_SYNC_FCI FLAT_SYNC_FYO0 VLAT_IN_FYO1 FS_EDGE_REF FRAT_REFO SFD_BCK SFD_LRCK ADATAIN0 ADATAIN1 ADATAOUT0 ADATAOUT1 DSCK_LK HYO_SLGATE RYO0_DEHD RYO1_DEVD RYO2_DEFLD RYO3_SGOUT HCO_FYI1 RCO0_EDHD RCO1_EDVD RCO2_EDFLD RCO3_FRMREF HYI_PLL27IN RYI0_DE0 RYI1_DE1 RYI2_DE2 RYI3_DE3 HCI_FYI0 RCI0_DE4 RCI1_DE5 RCI2_DE6 RCI3_DE7 MFLG_QRST TFS_FCO THYRQ_FVDI THCRQ_FHDI VLAT_SYNC_FCI FLAT_SYNC_FYO0 VLAT_IN_FYO1 FS_EDGE_REF FRAT_REFO SFD_BCK SFD_LRCK ADATAIN0 ADATAIN1 ADATAOUT0 ADATAOUT1 56 (4/17) DSCK_LK 34 (4/17) VC-315 (7/17)

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42

DCR-TRV38/TRV38E/TRV39
COVER
COVER
4-2. SCHEMATIC DIAGRAMS
VC-315 (-11) SIDE A
VC-315 (-11) SIDE B
VC-315 (-12) SIDE A
VC-315 (-12) SIDE B
4-2. SCHEMATIC DIAGRAMS
VC-315 (-11) SIDE A
VC-315 (-11) SIDE B
VC-315 (-12) SIDE A
VC-315 (-12) SIDE B
4-45
4-46
VC-315 (7/17)
For Schematic Diagram
• Refer to page 4-87 for printed wiring board.
:Voltage measurement of the CSP IC
and the Transistors with
mark,is
not possible.
CL2307
RYO3_SGOUT
VSP_SO
D26A02
SFD_BCK
10uH
L2304
D28A04
CL2324
L2310
XX
CL2314
ADATAIN1
WRX
4.7u
B
C2311
TRRT
RYO0_DEHD
0.1u
B
C2325
0
R2313
D_1.5V
CL2315
C2326
XX
*
VSP_SI
XSYS_RST
4.7u
B
C2324
CL2312
R2310
0
TRRV
ALE
XX
C2323
XRST_VTR
CL2323
C2327
XX
DXXA09
XX
C2309
0.1u
C2308
LBUS3
R2322
XX
XCS_LIP
L2309
XX
RYO1_DEVD
VLAT_SYNC_FCI
TFS_FCO
SFD_LRCK
XX
C2317
D_2.8V
10uH
L2306
CL2316
D30A06
0
R2314
LBUS2
THYRQ_FVDI
XX
C2313
CL2318
CL2302
CL2309
CL2303
ADATAOUT1
DIR
CL2322
LBUS1
A_1.5V
RCI2_DE6
VCK
XX
D2302
XVSP_SCK
RYI1_DE1
XENA
XX
R2304
FLAT_SYNC_FYO0
RYO2_DEFLD
CL2325
10uH
L2303
XX
C2315
XX
R2303
D25A01
RCO3_FRMREF
D29A05
XX
L2305
CL2306
0
R2301
XACC
XX
C2316
RFIN
XX
R2305
0
R2311
CL2320
FRL
0.1u
C2322
10uH
L2301
RCO0_EDHD
HCI_FYI0
MFLG_QRST
D24A00
CL2305
TRCKO
RDX
D27A03
ADATAOUT0
CL2313
0.1u
C2305
XX
C2314
RECDT
RCI3_DE7
RYI3_DE3
0uH
FB2302
4.7u
B
C2301
CL2311
LBUS0
0.1u
B
C2321
A_2.8V
XX
R2309
RCO1_EDVD
10uH
L2302
DRP
4.7u
B
C2319
CL2310
CL2319
VLAT_IN_FYO1
FRRV
FS_EDGE_REF
0
R2312
REG_GND
FRAT_REFO
XX
R2308
RECA1
CL2317
RCI1_DE5
CL2308
RYI0_DE0
CL2304
0.1u
C2306
FCLR
0.1u
C2303
0.1u
C2320
RCO2_EDFLD
R2302
0
RYI2_DE2
DXXA08
RCI0_DE4
0.1u
C2304
CL2301
R2321
XX
uPD15002FC-DN2
IC2301
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144
44
52
43
51
42
50
41
49
40
48
39
47
38
46
37
45
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
RECCK
10uH
L2307
0
R2318
4.7u
B
C2302
4.7u
B
C2312
4.7u
B
C2318
XCS_IC2301
0.1u
C2307
HCO_FYI1
0.1u
C2310
THCRQ_FHDI
XX
D2301
HYO_SLGATE
CL2321
D31A07
RECA2
DSCK_LK
10uH
L2308
ADATAIN0
RP_2.8V
XX
R2326
TRRV
FRRV
TRRT
VSP_SO
XVSP_SCK
SWP
XVSP_SCK
VSP_SI
VSP_SO
SWP
1
A
SWP
FRRV
ATF_LATCH
HYI_PLL27IN
HYO_SLGATE
RYO0_DEHD
RYO1_DEVD
RYO2_DEFLD
RYO3_SGOUT
HCO_FYI1
RCO0_EDHD
RCO1_EDVD
RCO2_EDFLD
RCO3_FRMREF
HYI_PLL27IN
RYI0_DE0
RYI1_DE1
RYI2_DE2
RYI3_DE3
HCI_FYI0
RCI0_DE4
RCI1_DE5
RCI2_DE6
RCI3_DE7
MFLG_QRST
TFS_FCO
THYRQ_FVDI
THCRQ_FHDI
VLAT_SYNC_FCI
FLAT_SYNC_FYO0
VLAT_IN_FYO1
DSCK_LK
FS_EDGE_REF
FRAT_REFO
SFD_BCK
SFD_LRCK
ADATAIN0
ADATAIN1
ADATAOUT0
ADATAOUT1
XSYS_RST
VSP_SI
VSP_SO
XCS_IC2301
XCS_LIP
ALE
WRX
D31A07
D30A06
D29A05
D28A04
D27A03
D26A02
D25A01
D24A00
FRRV
DRP
TRRT
TRRV
RDX
XENA
DIR
FCLR
FRL
LBUS3
LBUS2
LBUS1
LBUS0
RECA1
RECA2
RECDT
XVSP_SCK
ATF_LATCH
TRCKO
RECCK
RFIN
XACC
HYI_PLL27IN
RYI0_DE0
RYI2_DE2
FLAT_SYNC_FYO0
MFLG_QRST
SFD_BCK
TRCKO
FCLR
XENA
XVSP_SCK
D25A01
D31A07
RDX
TRRV
TRRT
TFS_FCO
RECA2
RECA1
DIR
FRL
D24A00
D28A04
ALE
FRRV
DRP
SWP
RCO0_EDHD
RCO2_EDFLD
RYI1_DE1
HCI_FYI0
VLAT_SYNC_FCI
VLAT_IN_FYO1
SFD_LRCK
RYO2_DEFLD
RCO1_EDVD
RCO3_FRMREF
RCI0_DE4
RCI2_DE6
RCI3_DE7
ADATAOUT1
ADATAIN1
FS_EDGE_REF
RFIN
LBUS0
LBUS2
XACC
D26A02
D29A05
WRX
DXXA08
ATF_LATCH
VSP_SI
XCS_IC2301
HYO_SLGATE
HCO_FYI1
RCI1_DE5
ADATAOUT0
ADATAIN0
FRAT_REFO
LBUS1
LBUS3
XCS_LIP
D27A03
D30A06
DXXA09
VSP_SO
THYRQ_FVDI
XSYS_RST
DXXA09
DXXA08
DSCK_LK
RECCK
RYO1_DEVD
THCRQ_FHDI
RYO0_DEHD
XRST_VTR
XRST_VTR
RYO3_SGOUT
RYI3_DE3
RECDT
FRRV
TRRT
TRRV
VSP_SO
XVSP_SCK
FRRV
SWP
XVSP_SCK
VSP_SI
VSP_SO
SWP
AMC
MSSCK
AGND
MBA1
IOVDD2(3.0V)
INTV1(1.5V)
MSCSS
MA2
MA6
MA10
IOVDD1(3.0V)
IOGND1(3V)
INTV2(1.5V)
HYO
YO0
YO2
TICK
IOGND3(3.0V)
SMC
FLAT_SYNC
TMFLG
INTG3(1.5V)
BCK
INTV3(1.5V)
MDQ1
MDQ5
IOGND2(3.0V)
PBCK
ADDT0
PLLSW
INTV4(1.5V)
VICKO
IOVDD3(3.0V)
TRST
DICK
INTV5(1.5V)
NC
DICO_DVDD
VRT
ADGND
OSCIN
OVDD
RECCKO
PLLSVDD
MXWE
INTG5(1.5V)
RECDT
IOGND5(3.0V)
RECA2
RECA1
TEST
INTG6(1.5V)
LDIR
INTV6(1.5V)
FRL
MCDA0
MCDA4
INTG7(1.5V)
ALE
FRRV
DRP
SWP
IOGND6(3.0V)
MSCSV
XRST
MA0
MA3
MA7
MA11
THCRQ
INTG2(1.5V)
CI0
CI2
YO1
YO3
IOVDD4(3.0V)
HCO
VLAT_SYNC
VLAT_IN
LRCK
MDQ0
MDQ2
MDQ6
INTG4(1.5V)
ADDT3
MDQ11
PLLMSK
VITOUT
IOGND7(3.0V)
INTG8(1.5V)
NC
DGND
ADVDD
VRB
OSCOUT
PCOR
PLLRVDD
IOGND4(3.0V)
PLLSGND
MXCS
MXCAS
IOVDD6(3.0V)
CCDMODE0
TEST1
CCDMODE1
TRCKO
FCLR
XENA
MCDA1
INTV7(1.5V)
MCDA7
RDX
TRRV
TRRT
INTG1(1.5V)
MA1
MA4
MA8
TFS
YI0
YI2
CI1
CI3
CO0
CO2
CO3
ADATAOUT1
ADATAIN1
FS_EDGE_REF
MDQ3
MDQ7
ADDT5
ADDT2
MDQ10
MDQ13
MDQ15
MDQ14
DICO_AVDD
RFIN
OSCVDD
OGND
PLLRGND
TGCK
INTV8(1.5V)
MXRAS
TEST2
BUNRI
LBUS0
LBUS2
XACC
MCDA2
MCDA5
WRX
MCHA0
ATFSMPL
MSO2MC
MSCSR
MA5
MA9
THYRQ
YI1
YI3
HYI
HCI
CO1
ADATAOUT0
ADATAIN0
FRAT_REFO
MDQ4
MDQ8
ADDT4
ADDT1
MDQ9
MDQ12
NC
VRC
NC
OSCGND
IOVDD5(3.0V)
INTG9(1.5V)
SPCKO
MBA0
TEST3
MEMCKO
LBUS1
LBUS3
MCCE
MCDA3
MCDA6
SCWIN
MCHA1
MSI2ROTA
27M
(6/17)
11
11
(12/17)
(2/17)
23
(15/17)
25
(4/17)
11
(2/17)
11
(13/17)
11
(13/17)
6
(1/17)
(11/17)
6
6
6
(17/17)
25
(4/17)
(11/17)
25
50
(17/17)
51
(8/17)
51
(13/17)
52
(13/17)
(8/17)
53
(9/17)
54
(2/17)
(4/17)
15
15
(17/17)
55
(4/17)
56
(4/17)
34
9
G
K
E
8
15
F
5
18
J
C
14
3
7
11
4
17
13
I
2
B
6
10
16
12
L
D
H
XX MARK:NO MOUNT
VC-315 BOARD(7/17)
DV SIGNAL PROCESSOR
IC2301
CSP(CHIP SIZE PACKAGE)IC
16
PB
Y/CHROMA
SIGNAL
AUDIO
VIDEO SIGNAL
REC
CHROMA
Y
SIGNAL PATH
PB
Ref.signal
REC
REC/PB
SIGNAL PATH